Discover Technata Job board

Find your next tech job in Kanata North, Canada’s largest technology park. Then explore endless international opportunities and dream about where your career will take you. With the Country’s largest density of technology companies ranging from promising startups to leading global giants, Kanata North is the place to be if you are serious about a career in tech.

R&D Engineering, Staff Engineer

Synopsys

Synopsys

hsinchu, east district, hsinchu city, taiwan
Posted on Feb 12, 2026
Date posted 02/10/2026

Category Engineering Hire Type Employee Job ID 15172 Remote Eligible No Date Posted 02/10/2026

We are seeking a highly skilled Software Engineer to join Zebu timing team in Synopsys.

Synopsys is uniquely positioned to offer the most complete verification solution in market today. ZeBu is the emulation platform of Synopsys verification flow, it’s the industry’s performance & capacity leader in Emulation.

As a Zebu backend R&D, we collaborate with cross-functional teams globally to analyze technical issues, develop the solution for requirements from customer and optimize Zebu QoR everyday.

R&D in timing team needs to learn Static Timing Analysis, timing graph generation and delay estimation techniques. We create a fast and accurate timer to optimize and sign-off runtime frequency in both Zebu and ProtoCompiler.

Requirements:

• Education Requirements

o MS (or above) in Electrical Engineering/Computer Science.

• Skills/Experience

o Good team player and communication skills.

o Good knowledge of proficient in C++, data structure and algorithm.

o B1 or above level English on reading/writing/listening/speaking (especially on discussing and documenting technical spec).

• Nice to have

o Familiar with STA and timer like PrimeTime.

o Familiar with RTL coding , chip design experience or verification env. architect experience,. Understanding ”big picture” at the ASIC architectural and system level with experience on real block/soc verification experience .

o Good expertise on emulators/prototyping like Zebu/Palladium/Veloce/ProtoCompiler/Protium or FPGA compile/runtime/debug are preferred.

o Familiar with FPGA tools likes Xilinx Vivado/Vitis and Synopsys Synplify,

o Familiar with scripting language like Tcl/CSH/BASH/Python/Makefile/Perl.

o Experience on driver/FW FPGA development.

o Familiar with simulation tool like VCS/Verdi

Inclusion and Diversity are important to us. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, gender identity, age, military veteran status, or disability.

At Synopsys, we want talented people of every background to feel valued and supported to do their best work. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, age, military veteran status, or disability.