Discover Technata Job board

Find your next tech job in Kanata North, Canada’s largest technology park. Then explore endless international opportunities and dream about where your career will take you. With the Country’s largest density of technology companies ranging from promising startups to leading global giants, Kanata North is the place to be if you are serious about a career in tech.

Layout Design, Sr Engineer

Synopsys

Synopsys

Design
Hyderabad, Telangana, India
Posted on Mar 4, 2025
Category Engineering Hire Type Employee Job ID 7644 Remote Eligible No Date Posted 02/03/2025

Job Title: Analog/Mixed-Signal Layout Methodology Engineer

Company: Synopsys

Location: Noida

Role Description:

Synopsys, at the forefront of technological innovation, is seeking an Analog/Mixed-Signal Layout Methodology Engineer. As a member of our Mixed Signal IP Methodology Team, you will work with the most advanced chip design technologies and tools. You will collaborate with local and global teams to develop capabilities that improve the time-to-market of complex mixed-signal designs in the latest technology nodes. This role offers the opportunity to lead technical projects, coordinate with other team members, and develop our best-in-class utilities.

Key Responsibilities:

  • Propose and develop innovative methodologies to accelerate layout development without compromising quality.
  • Collaborate with cross-teams in the enablement of advanced technology nodes.
  • Measure project performance using appropriate systems, tools, and techniques.
  • Establish and maintain relationships with cross-functional teams, internal and external customers.
  • Create and maintain comprehensive methodology and workflow documentation.

Key Qualifications:

  • Familiarity with the physical design of analog and mixed-signal CMOS circuits.
  • Proficiency in TCL and/or Python.
  • Understanding of the full design cycle from RTL to GDSII, including chip level.
  • Excellent communication skills.
  • Strong organizational skills, attention to detail, and multi-tasking abilities.
  • Experience with advanced FinFET nodes, TSMC 16 nanometer and below.
  • Familiarity with Design tools such as Custom Compiler, Cadence Virtuoso, or equivalent.
  • Knowledge of Verification tools like ICV, Calibre.
  • Experience working with Jira/Atlassian or similar tools.
  • Strong working knowledge of MS Office Suite of applications.

Preferred Experience and Requirements:

  • MSEE or BSEE with a minimum of 3 years of related experience.
  • Previous analog layout physical design experience.

Join us to contribute to the evolution of technology and leave your mark on the semiconductor industry. Contact us today to learn more about this exciting opportunity!

Inclusion and Diversity are important to us. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, gender identity, age, military veteran status, or disability.