Key responsibilities:

• Participate in development of verification test plan, verification environment documentation and test environment usage documentation
• Evaluates and exercises various aspects of the development flow. May include such items as Verilog/SystemVerilog development, functional simulation, constraint development, test planning, behavioral modelling, and verification coverage metrics (functional coverage and code coverage)
• Collaborate with architect, designers , VIP team and peers to accomplish all verification goals.
• Identify design problems, possible corrective actions and/or inconsistencies on documented functionality
• Adhere to quality standards and good test and verification practices.
• May work to coach junior engineers and help them in debugging complex problems.

Key Qualifications

• Proven desire to learn and explore new state of the art technologies
• Demonstrate good written and spoken English communication skills
• Demonstrate good review and problem-solving skills
• Knowledgeable with Verilog, VHDL and/or SystemVerilog
• Knowledgeable with scripting languages (BASH/TCSH/PERL/PYTHON/TCL) is a plus
• Understanding of verification methodology such as UVM .
• Good organization and communication skills.
• 5 + years of relevant experience

Inclusion and Diversity are important to us. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, gender identity, age, military veteran status, or disability.