ASIC/FPGA Engineer
Nokia
Nokia's Optics Subsystems group develops the front-ends for coherent optical long-distance transmission modules to interconnect network nodes and data centers. We are expanding and looking for highly motivated and experienced engineers to join us to develop the next generations of transmission systems.
Within Optics Subsystems, the SoC (System-on-Chip) team members architect, specify, design and test the ASICs (Application-Specific Integrated Circuit) for the optical modules. Our main goal is to extend the optical reach and transmission bandwidth and at the same time reduce the power and floorspace needs by using the latest chip technologies.
As ASIC (Application-Specific Integrated Circuit)\FPGA (Field Programmable Gate Array) engineer you will contribute to soft‑decision FEC (Forward Error Correction) modelling, implementation, and verification for coherent optical modems at >800 Gbit/s, developing ASIC‑ready algorithms.
Sounds interesting?
Be sure to check out details about our latest ASIC\SoC development, in the Optical Engines page:
https://www.nokia.com/networks/optical-networks/pse-6s/ and ICE-X 800G ZR/ZR+ | Nokia.com.
Nokia is a global leader in connectivity for the AI era. With expertise across fixed, mobile and transport networks, powered by the innovation of Nokia Bell Labs, we’re advancing connectivity to secure a brighter world.
Our recruitment process
We act inclusively and respect the uniqueness of people. Our employment decisions are made regardless of race, color, national or ethnic origin, religion, gender, sexual orientation, gender identity or expression, age, marital status, disability, protected veteran status or other characteristics protected by law. We are committed to a culture of inclusion built upon our core value of respect.
If you’re interested in this role but don’t meet every listed requirement, we still encourage you to apply. Unique backgrounds, perspectives, and experiences enrich our teams, and you may be just the right candidate for this or another opportunity.
The length of the recruitment process may vary depending on the specific role's requirements. We strive to ensure a smooth and inclusive experience for all candidates. Discover more about the recruitment process at Nokia.
- Flexible and hybrid working schemes
- A minimum of 90 days of Maternity and Paternity Leave, with the option to return to work within a year following the birth or adoption of a child (based on eligibility)
- Life insurance to all employees to provide peace of mind and financial security
- Well-being programs to support your mental and physical health
- Opportunities to join and receive support from Nokia Employee Resource Groups (NERGs)
- Employee Growth Solutions to support your personalized career & skills development
- Diverse pool of Coaches & Mentors to whom you have easy access
- A learning environment which promotes personal growth and professional development - for your role and beyond
As a ASIC (Application-Specific Integrated Circuit)\FPGA (Field Programmable Gate Array) engineer involved in the architecture and development of state-of-art silicon devices, your development tasks are highly demanding in technical and soft skills. You will be working in a culture of autonomy and individual responsibility as part of an international development team, building system-on-chip devices for Coherent Transmission systems. We are looking for an ASIC (Application-Specific Integrated Circuit) specialist, with the ability to perform all tasks required during the device development cycle.
Must have:
- Master’s or Ph.D. in Electrical Engineering, Computer Engineering, or related field; exceptional Bachelor’s with relevant internships considered.
- Foundational knowledge across: Binary BCH, Reed‑Solomon, Turbo Product codes (BCH components), Binary LDPC (regular/irregular/spatially coupled), Staircase codes, CFEC, OFEC.
- Practical experience in MATLAB, C, and C++; ability to write clear, well‑tested numerical code.
- Strong analytical skills, collaborative mindset, independent work ethic, and effective communication.
- Due to cross-location collaborations, the candidate must be fluent in English. Knowledge of German and/or Italian is a plus.
Nice to have:
- Hands‑on FEC (Forward Error Correction) design with proven delivery (tape‑outs, deployed systems).
- Exposure to ASIC (Application-Specific Integrated Circuit) concepts (parallelism, fixed‑point arithmetic, high‑throughput design) via coursework or internships.
- Familiarity with scripting/automation (Python), version control (Git), and basic FPGA/emulation flows.
- Contribute to the design, implementation and validation of soft‑decision FEC (Forward Error Correction) algorithms (10%–50% overhead) targeting near‑capacity performance in >800 Gbit/s coherent links.
- Develop simulation environments and testbenches; characterize BER (Bit Error Rate)/FER (Frame Error Rate) vs. SNR (Signal-to-Noise Ratio) and optical impairments; compare against golden models.
- Contribute to defining fixed‑point formats, quantization strategies, parallel/pipelined decoder architectures, and memory organization for ASIC (Application-Specific Integrated Circuit) realization.
- Collaborate closely with ASIC (Application-Specific Integrated Circuit) teams to translate algorithms into robust modem implementations, in generation of test vectors and supporting hardware/software co‑verification.