Discover Technata Job board

Find your next tech job in Kanata North, Canada’s largest technology park. Then explore endless international opportunities and dream about where your career will take you. With the Country’s largest density of technology companies ranging from promising startups to leading global giants, Kanata North is the place to be if you are serious about a career in tech.

Sr ASIC Design Engr

Infinera

Infinera

Design
Bengaluru, Karnataka, India
Posted 6+ months ago

Infinera is a global supplier of innovative networking solutions. Our customers include the leading service providers, data center operators, internet content providers (ICPs), cable operators, enterprises, and government agencies worldwide, including 9 of the top 10 Tier 1 service providers and 6 of the top 7 ICPs. We design, develop and deliver hardware and software for fiber-based connectivity solutions that span access, aggregation, metro, long haul, and submarine network. Our industry-leading, trendsetting edge-to-core solutions provide the foundation for many of the world’s largest and most demanding networks that generate billions in service revenue for our customers.

Title: ASIC Physical Design Engineer

Location: India

  • Your Key Responsibilities Would Include:
  • Perform physical implementation steps including floor planning, place and route, power/clock distribution for congestion analysis and timing closure at block level as well as full chip
  • Work with logic designers to drive feasibility studies and explore design trade-off for physical design closure
  • Perform technical evaluations of vendor, process nodes and IP and provide recommendations
  • Develop physical design methodologies and automation scripts for various implementation steps from Synthesis to GDSII
  • Perform static timing analysis, create timing constraints and validation, critical path analysis, timing closure and timing sign-off


    Education & Experience Necessary For Success:
  • 2+ years of experience in ASIC physical design flow and methodologies in 5/7nm and 16nm process nodes
  • Has solid knowledge of full design cycle from RTL to GDSII and understanding of underlaying concepts of IC design, implementation flows and methodologies for deep submicron design
  • Experience with EDA Place & Route tools like ICC2 or Innovus or similar tools and Timing tools like Primetime or similar
  • Scripting experience in TCL, python or perl
  • Candidates must have a Bachelor's Degree or higher in Electrical/Electronics and Communication/VLSI/Microelectronics with very good academics..

Infinera is an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, sex, color, religion, sexual orientation, gender identity, national origin, disability status, protected veteran status, or any other characteristic protected by law. Infinera complies with all applicable state and local laws governing nondiscrimination in employment.