How You Will Contribute:

The Wavelogic family of products are widely used in Ciena's optical fiber transmission solutions and are one of the main contributors to Ciena's success in the telecommunications industry. To further strengthen our team, we are looking for an enthusiastic digital ASIC prototyping engineer who will be involved in both the design and verification of the WaveLogic ASICs. As a member of a team of digital design engineers, verification engineers and architects, your role as a digital ASIC prototyping engineer will be to adapt strategic portions of the ASICs onto various FPGA prototyping platforms with the goal of improving or complementing their verification.

• As a digital ASIC prototyping engineer, you are expected to read and understand the architecture and functional requirements specification document(s) and communicate and collaborate with systems engineers and architects

• You will produce an implementation specification document and have it reviewed by your peers and architects

• You are accountable for the creation and integration of ASIC RTL source code, algorithms and functions targeting FPGAs

• You are responsible for designer testing of your code as well as debugging of your code during simulation and regression verification as part of the prototype FPGA development process

• You will assist the verification team in determining coverage specifically targeted to the FPGA prototyping platforms

• You are responsible for crafting timing constraints, and applying advanced FPGA floorplanning and timing closure techniques to optimize the porting of ASIC code to the FPGA

• You will be involved in lab validation of the FPGA prototype as well as support to our software development team during initial product bring-up

• You are expected to report on status updates on a regular basis

The Must Haves:

• Electrical or computer engineering degree at the BEng/BSc or MEng/MSc level

• Experience with digital design synthesis, STA, timing closure and asynchronous clock domain crossing, specifically with major FPGA vendors' tools

• Proficiency with System Verilog for design

• Ability to methodically solve complex technical problems, specifically around FPGA implementation

• Excellent understanding of timing/power/area analysis and trade-offs

• A highly motivated self-starter, able to work independently, while being a team player

• Excellent organization, written and oral (English) communication skills

• Familiarity with digital (including formal) verification methods

Assets:

• Experience with digital silicon design backend process

• Experience with digital design for low power

• Experience with standards and protocols such as OTN, B100G, Ethernet

• Experience with using Jira for bug tracking and GIT for source code management and revision tracking

• Familiarity with programming languages such as: Python, Make, bash, object-oriented programming, C, C++, System C

Pay Range: The annual pay range for this position is $109,000 - $174,000