Find your next tech job in Kanata North, Canada’s largest technology park. Then explore endless international opportunities and dream about where your career will take you. With the Country’s largest density of technology companies ranging from promising startups to leading global giants, Kanata North is the place to be if you are serious about a career in tech.
AMD does not require or seek to collect a fee or payment from candidates in the application or interview process. We do not conduct interviews by text messaging. Nor does AMD require copies of IDs, passports, or other identification as a part of the interview process. If you have experienced these requests, this is a scam, and you may wish to consider making a report to ReportFraud.ftc.gov or IC3.gov. We encourage job seekers interested in AMD roles to apply on the amd.com Careers page.
\n\n
For AMD employees looking to refer someone or search for new opportunities, please use the Internal Career Site.
We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences – the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our mission is the AMD culture. We push the limits of innovation to solve the world’s most important challenges. We strive for execution excellence while being direct, humble, collaborative, and inclusive of diverse perspectives.
\n
AMD together we advance_
\n
\n
Role Description:
\n
\n
Design Verification Engineering role with Security IP subsystem Team. The primary focus of this role is Hardware/Firmware verification of various embedded micro-processor subsystems and the associated hardware accelerators in leading edge SOC’s.
\n
These IP subsystems provide high performance functions to the respective SoC, such as security policy management, cryptography, data compression, high throughput DMA, etc.
\n
\n
Key Responsibilities:
\n
\n
Development and verification of embedded firmware for SOC secure boot and embedded microprocessor driven hardware acceleration services for cryptography, decompression and large scale DMA functions.
\n
Hardware verification in UVM System Verilog and C-DPI structured testbench.
\n
Develop and maintain subsystem verification architecture, testbench, test methodology for
\n
\n
\n
Embedded CPU and subcomponent IPs with
\n
AXI/AHB busses and HW accelerators such as
\n
Cryptography, Data Compression, DMA, etc.
\n
\n
Participate in subsystem specification, influence IP micro-architecture development, develop and verify abstracted performance models
\n
\n
Create abstracted FW and HW performance models
\n
Develop critical target code to collect IP performance key parameters
\n
Explore subsystem architecture performance trade-off for FW and HW optimization
\n
\n
Develop and execute subsystem and block level test plans
\n
\n
Develop FW/HW co-verification methodology
\n
Develop UVC and System Response models
\n
Develop and debug UVM and C-DPI test cases with integrated FW
\n
Improve verification metrics
\n
\n
Further develop subsystem and block level testbenches using UVM randomized test methodology and C-DPI directed test methodology.
\n
\n
Develop and maintain subsystem level integration scripts
\n
Develop and maintain subsystem testbench build and test run scripts
\n
Drive to verification metrics closure
\n
\n
Interface with SoC integration and SoC DV teams
\n
\n
Define and develop IP level DV API to support SoC level DV effort
\n
Develop and maintain IP build and delivery infrastructure to support SoC level integration of SecurityIP subsystems.
\n
Support SoC level IP emulation, silicon bring-up and debugging effort
\n
\n
\n
Preferred Experience:
\n
7+ years design verification experience
\n
\n
Proficient in Verilog, System Verilog, and several scripting languages (Make, Perl, Python, etc.)
\n
Excellent knowledge about UVM methodology and C-DPI methodology
\n
Excellent knowledge about standard bus/interface protocols (i.e. AXI, AHB, AMBA)
\n
\n
\n
Excellent experience with ASIC verification tools, simulation, linting, power aware simulation, etc.
\n
Strong analytical/problem solving skills and attention to details
\n
Being a motivated team member, and able to independently drive tasks to completion as well
\n
Professional interpersonal and communication skills
\n
\n
\n
EDUCATION:
\n
\n
\n
Bachelor’s degree with major in Electronics Engineering, Computer Science, or another relevant subject
AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.
\n
\n\n
\n\n
\n
\n\n \n\n \n\n \n \n\n \n
<!-- FOR BRANDING SPECIFIC TRACKING SCRIPTS -->\n\n\n\n\n <footer class="footer defaults">\n
<script> window.jobDescriptionConfig = {"socialShare":true,"job":{"slug":"37139","category":[" Engineering"],"full_location":"Bangalore, India","short_location":"Bangalore, India","language":"en-us","languages":["en-us"],"client_code":"amd","req_id":"37139","title":"Design Verification Engineer","description":"<strong class=\\"jdheading\\"></strong><br><br><p style=\\"margin: 0px;\\"><strong><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">WHAT YOU DO AT AMD CHANGES EVERYTHING</span></strong></p>\\r\\n<p style=\\"margin: 0px;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences – the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our mission is the AMD culture. We push the limits of innovation to solve the world’s most important challenges. We strive for execution excellence while being direct, humble, collaborative, and inclusive of diverse perspectives. </span></p>\\r\\n<p style=\\"margin: 0px;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">AMD together we advance_</span></p> <br><strong class=\\"jdheading\\"></strong><br><br><p style=\\"margin: 0px; padding: 0px; color: windowtext;\\"> </p><p style=\\"margin: 0px; padding: 0px; color: windowtext;\\"><span style=\\"font-size: 12pt;\\"><span style=\\"margin: 0px; padding: 0px; font-family: Arial, Arial_EmbeddedFont, Arial_MSFontService, sans-serif;\\" data-contrast=\\"auto\\"><span style=\\"margin: 0px; padding: 0px;\\" data-ccp-charstyle=\\"eop\\"> </span></span><span style=\\"margin: 0px; padding: 0px; font-family: Arial, Arial_EmbeddedFont, Arial_MSFontService, sans-serif;\\" data-ccp-props=\\"{"134233117":false,"134233118":false,"201341983":0,"335559738":0,"335559739":0,"335559740":240}\\"> </span></span></p><p style=\\"margin: 0px;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong><u>Role Description:</u></strong></span></p><p style=\\"margin: 0px;\\"> </p><p style=\\"margin: 0px;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Design Verification Engineering role with Security IP subsystem Team. The primary focus of this role is Hardware/Firmware verification of various embedded micro-processor subsystems and the associated hardware accelerators in leading edge SOC’s.</span></p><p style=\\"margin: 0px;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">These IP subsystems provide high performance functions to the respective SoC, such as security policy management, cryptography, data compression, high throughput DMA, etc.</span></p><p style=\\"margin: 0px;\\"> </p><p style=\\"margin: 0px;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong><u>Key Responsibilities:</u></strong></span></p><ul><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Development and verification of embedded firmware for SOC secure boot and embedded microprocessor driven hardware acceleration services for cryptography, decompression and large scale DMA functions.</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Hardware verification in UVM System Verilog and C-DPI structured testbench.</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Develop and maintain subsystem verification architecture, testbench, test methodology for</span></li></ul><ul type=\\"disc\\"><ul type=\\"circle\\"><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Embedded CPU and subcomponent IPs with</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">AXI/AHB busses and HW accelerators such as</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Cryptography, Data Compression, DMA, etc.</span></li></ul></ul><ul><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Participate in subsystem specification, influence IP micro-architecture development, develop and verify abstracted performance models</span></li></ul><ul type=\\"disc\\"><ul type=\\"circle\\"><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Create abstracted FW and HW performance models</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Develop critical target code to collect IP performance key parameters</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Explore subsystem architecture performance trade-off for FW and HW optimization</span></li></ul></ul><ul><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Develop and execute subsystem and block level test plans</span></li></ul><ul type=\\"disc\\"><ul type=\\"circle\\"><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Develop FW/HW co-verification methodology</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Develop UVC and System Response models</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Develop and debug UVM and C-DPI test cases with integrated FW</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Improve verification metrics</span></li></ul></ul><ul><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Further develop subsystem and block level testbenches using UVM randomized test methodology and C-DPI directed test methodology.</span></li></ul><ul type=\\"disc\\"><ul type=\\"circle\\"><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Develop and maintain subsystem level integration scripts</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Develop and maintain subsystem testbench build and test run scripts</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Drive to verification metrics closure</span></li></ul></ul><ul><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Interface with SoC integration and SoC DV teams</span></li></ul><ul type=\\"disc\\"><ul type=\\"circle\\"><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Define and develop IP level DV API to support SoC level DV effort</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Develop and maintain IP build and delivery infrastructure to support SoC level integration of SecurityIP subsystems. </span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Support SoC level IP emulation, silicon bring-up and debugging effort</span></li></ul></ul><p style=\\"margin: 0px;\\"> </p><p style=\\"margin: 0px;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong><u>Preferred Experience:</u></strong></span></p><ul><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">7+ years design verification experience</span></li></ul><ul><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Proficient in Verilog, System Verilog, and several scripting languages (Make, Perl, Python, etc.)</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Excellent knowledge about UVM methodology and C-DPI methodology</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Excellent knowledge about standard bus/interface protocols (i.e. AXI, AHB, AMBA)</span></li></ul><ul><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Excellent experience with ASIC verification tools, simulation, linting, power aware simulation, etc.</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Strong analytical/problem solving skills and attention to details</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Being a motivated team member, and able to independently drive tasks to completion as well</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Professional interpersonal and communication skills</span></li></ul><p style=\\"margin: 0px;\\"> </p><p style=\\"margin: 0px;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong><u>EDUCATION:</u></strong></span></p><p style=\\"margin: 0px;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong><u> </u></strong></span></p><ul><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Bachelor’s degree with major in Electronics Engineering, Computer Science, or another relevant subject</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Master’s Degree preferred.</span></li></ul><p><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">#LI-SK2</span></p> <br><strong class=\\"jdheading\\"></strong><br><br><p style=\\"margin: 0px;\\"><em><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Benefits offered are described: </span></em><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><a href=\\"https://amd.jibeapply.com/benefits\\" target=\\"_blank\\" rel=\\"noopener\\">AMD benefits at a glance</a>.</span></p><p style=\\"margin: 0px;\\"> </p><p style=\\"margin: 0px;\\"><em><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.</span></em></p>","location_name":"IN,Bangalore","street_address":"#102-103, Export Promotion Industrial Park","city":"Bangalore","state":"Karnataka","country":"India","country_code":"IN","postal_code":"560066","location_type":"LAT_LNG","latitude":12.9716,"longitude":77.7473,"additional_locations":[],"categories":[{"name":"Engineering"}],"tags1":["No"],"tags2":["INR ₹2,772,000.00/Yr."],"tags3":["INR ₹3,960,000.00/Yr."],"tags4":["Global Careers (External)"],"department":"","benefits":[],"employment_type":"FULL_TIME","qualifications":"<p style=\\"margin: 0px;\\"><em><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Benefits offered are described: </span></em><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><a href=\\"https://amd.jibeapply.com/benefits\\" target=\\"_blank\\" rel=\\"noopener\\">AMD benefits at a glance</a>.</span></p><p style=\\"margin: 0px;\\"> </p><p style=\\"margin: 0px;\\"><em><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.</span></em></p>","hiring_organization":"Advanced Micro Devices, Inc","hiring_organization_logo":"https://www.amd.com/content/dam/code/images/header/amd-header-logo.svg","responsibilities":"<p style=\\"margin: 0px; padding: 0px; color: windowtext;\\"> </p><p style=\\"margin: 0px; padding: 0px; color: windowtext;\\"><span style=\\"font-size: 12pt;\\"><span style=\\"margin: 0px; padding: 0px; font-family: Arial, Arial_EmbeddedFont, Arial_MSFontService, sans-serif;\\" data-contrast=\\"auto\\"><span style=\\"margin: 0px; padding: 0px;\\" data-ccp-charstyle=\\"eop\\"> </span></span><span style=\\"margin: 0px; padding: 0px; font-family: Arial, Arial_EmbeddedFont, Arial_MSFontService, sans-serif;\\" data-ccp-props=\\"{"134233117":false,"134233118":false,"201341983":0,"335559738":0,"335559739":0,"335559740":240}\\"> </span></span></p><p style=\\"margin: 0px;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong><u>Role Description:</u></strong></span></p><p style=\\"margin: 0px;\\"> </p><p style=\\"margin: 0px;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Design Verification Engineering role with Security IP subsystem Team. The primary focus of this role is Hardware/Firmware verification of various embedded micro-processor subsystems and the associated hardware accelerators in leading edge SOC’s.</span></p><p style=\\"margin: 0px;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">These IP subsystems provide high performance functions to the respective SoC, such as security policy management, cryptography, data compression, high throughput DMA, etc.</span></p><p style=\\"margin: 0px;\\"> </p><p style=\\"margin: 0px;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong><u>Key Responsibilities:</u></strong></span></p><ul><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Development and verification of embedded firmware for SOC secure boot and embedded microprocessor driven hardware acceleration services for cryptography, decompression and large scale DMA functions.</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Hardware verification in UVM System Verilog and C-DPI structured testbench.</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Develop and maintain subsystem verification architecture, testbench, test methodology for</span></li></ul><ul type=\\"disc\\"><ul type=\\"circle\\"><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Embedded CPU and subcomponent IPs with</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">AXI/AHB busses and HW accelerators such as</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Cryptography, Data Compression, DMA, etc.</span></li></ul></ul><ul><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Participate in subsystem specification, influence IP micro-architecture development, develop and verify abstracted performance models</span></li></ul><ul type=\\"disc\\"><ul type=\\"circle\\"><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Create abstracted FW and HW performance models</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Develop critical target code to collect IP performance key parameters</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Explore subsystem architecture performance trade-off for FW and HW optimization</span></li></ul></ul><ul><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Develop and execute subsystem and block level test plans</span></li></ul><ul type=\\"disc\\"><ul type=\\"circle\\"><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Develop FW/HW co-verification methodology</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Develop UVC and System Response models</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Develop and debug UVM and C-DPI test cases with integrated FW</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Improve verification metrics</span></li></ul></ul><ul><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Further develop subsystem and block level testbenches using UVM randomized test methodology and C-DPI directed test methodology.</span></li></ul><ul type=\\"disc\\"><ul type=\\"circle\\"><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Develop and maintain subsystem level integration scripts</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Develop and maintain subsystem testbench build and test run scripts</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Drive to verification metrics closure</span></li></ul></ul><ul><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Interface with SoC integration and SoC DV teams</span></li></ul><ul type=\\"disc\\"><ul type=\\"circle\\"><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Define and develop IP level DV API to support SoC level DV effort</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Develop and maintain IP build and delivery infrastructure to support SoC level integration of SecurityIP subsystems. </span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Support SoC level IP emulation, silicon bring-up and debugging effort</span></li></ul></ul><p style=\\"margin: 0px;\\"> </p><p style=\\"margin: 0px;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong><u>Preferred Experience:</u></strong></span></p><ul><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">7+ years design verification experience</span></li></ul><ul><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Proficient in Verilog, System Verilog, and several scripting languages (Make, Perl, Python, etc.)</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Excellent knowledge about UVM methodology and C-DPI methodology</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Excellent knowledge about standard bus/interface protocols (i.e. AXI, AHB, AMBA)</span></li></ul><ul><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Excellent experience with ASIC verification tools, simulation, linting, power aware simulation, etc.</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Strong analytical/problem solving skills and attention to details</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Being a motivated team member, and able to independently drive tasks to completion as well</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Professional interpersonal and communication skills</span></li></ul><p style=\\"margin: 0px;\\"> </p><p style=\\"margin: 0px;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong><u>EDUCATION:</u></strong></span></p><p style=\\"margin: 0px;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong><u> </u></strong></span></p><ul><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Bachelor’s degree with major in Electronics Engineering, Computer Science, or another relevant subject</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Master’s Degree preferred.</span></li></ul><p><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">#LI-SK2</span></p>","posted_date":"2023-11-20T05:35:00+0000","apply_url":"https://global-external-amd.icims.com/jobs/37139/login","internal":false,"searchable":true,"active":true,"applyable":true,"li_easy_applyable":true,"ats_code":"icims","hiring_flow_name":"iCIMS ATS Hiring Flow","meta_data":{"openingjobs":{"openingJobId":"00000fc1f6ea1d1a1aa7373b7c832675f01d"},"icims":{"revision_int":2,"uuid":"4020fc8d-2697-4c0e-936d-89848f21b167","primary_posted_site_object":{"datePosted":"2023-11-20T05:35:00+0000","site":"global-external-amd","siteId":"ee6869a0-dcc6-4a8b-b7dd-e8c8665cd45a"},"date_updated":"2023-11-20T05:37:50Z","config_keys":null,"jps_is_public":true},"elasticsearch":{"es_created":false},"ats_job_hash":"a35b81cd801905c24c8f660f562fd556","googlejobs":{"jobName":"projects/helpful-passage-853/tenants/cb22eb5b-7e00-0000-0000-007edad744d3/jobs/122533989379384006"},"import_id":"cc78e2cf-c58a-452a-ad95-5c0e45355393","redirectOnApply":true,"questionservice":{"id":"29606593"},"import_source":"ImporterService","client_code":"amd"},"update_date":"2023-11-20T05:38:02+0000","create_date":"2023-11-20T05:37:02+0000"},"jobFormatted":{"categories":"Engineering","location":"Bangalore, India","title":"Design Verification Engineer","seo_title":["Engineering","Bangalore%2C+India","Design+Verification+Engineer"],"description":"<strong class=\\"jdheading\\"></strong><br><br><p style=\\"margin: 0px;\\"><strong><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">WHAT YOU DO AT AMD CHANGES EVERYTHING</span></strong></p>\\r\\n<p style=\\"margin: 0px;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences – the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our mission is the AMD culture. We push the limits of innovation to solve the world’s most important challenges. We strive for execution excellence while being direct, humble, collaborative, and inclusive of diverse perspectives. </span></p>\\r\\n<p style=\\"margin: 0px;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">AMD together we advance_</span></p> <br><strong class=\\"jdheading\\"></strong><br><br><p style=\\"margin: 0px; padding: 0px; color: windowtext;\\"> </p><p style=\\"margin: 0px; padding: 0px; color: windowtext;\\"><span style=\\"font-size: 12pt;\\"><span style=\\"margin: 0px; padding: 0px; font-family: Arial, Arial_EmbeddedFont, Arial_MSFontService, sans-serif;\\" data-contrast=\\"auto\\"><span style=\\"margin: 0px; padding: 0px;\\" data-ccp-charstyle=\\"eop\\"> </span></span><span style=\\"margin: 0px; padding: 0px; font-family: Arial, Arial_EmbeddedFont, Arial_MSFontService, sans-serif;\\" data-ccp-props=\\"{"134233117":false,"134233118":false,"201341983":0,"335559738":0,"335559739":0,"335559740":240}\\"> </span></span></p><p style=\\"margin: 0px;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong><u>Role Description:</u></strong></span></p><p style=\\"margin: 0px;\\"> </p><p style=\\"margin: 0px;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Design Verification Engineering role with Security IP subsystem Team. The primary focus of this role is Hardware/Firmware verification of various embedded micro-processor subsystems and the associated hardware accelerators in leading edge SOC’s.</span></p><p style=\\"margin: 0px;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">These IP subsystems provide high performance functions to the respective SoC, such as security policy management, cryptography, data compression, high throughput DMA, etc.</span></p><p style=\\"margin: 0px;\\"> </p><p style=\\"margin: 0px;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong><u>Key Responsibilities:</u></strong></span></p><ul><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Development and verification of embedded firmware for SOC secure boot and embedded microprocessor driven hardware acceleration services for cryptography, decompression and large scale DMA functions.</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Hardware verification in UVM System Verilog and C-DPI structured testbench.</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Develop and maintain subsystem verification architecture, testbench, test methodology for</span></li></ul><ul type=\\"disc\\"><ul type=\\"circle\\"><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Embedded CPU and subcomponent IPs with</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">AXI/AHB busses and HW accelerators such as</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Cryptography, Data Compression, DMA, etc.</span></li></ul></ul><ul><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Participate in subsystem specification, influence IP micro-architecture development, develop and verify abstracted performance models</span></li></ul><ul type=\\"disc\\"><ul type=\\"circle\\"><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Create abstracted FW and HW performance models</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Develop critical target code to collect IP performance key parameters</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Explore subsystem architecture performance trade-off for FW and HW optimization</span></li></ul></ul><ul><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Develop and execute subsystem and block level test plans</span></li></ul><ul type=\\"disc\\"><ul type=\\"circle\\"><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Develop FW/HW co-verification methodology</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Develop UVC and System Response models</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Develop and debug UVM and C-DPI test cases with integrated FW</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Improve verification metrics</span></li></ul></ul><ul><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Further develop subsystem and block level testbenches using UVM randomized test methodology and C-DPI directed test methodology.</span></li></ul><ul type=\\"disc\\"><ul type=\\"circle\\"><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Develop and maintain subsystem level integration scripts</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Develop and maintain subsystem testbench build and test run scripts</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Drive to verification metrics closure</span></li></ul></ul><ul><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Interface with SoC integration and SoC DV teams</span></li></ul><ul type=\\"disc\\"><ul type=\\"circle\\"><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Define and develop IP level DV API to support SoC level DV effort</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Develop and maintain IP build and delivery infrastructure to support SoC level integration of SecurityIP subsystems. </span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Support SoC level IP emulation, silicon bring-up and debugging effort</span></li></ul></ul><p style=\\"margin: 0px;\\"> </p><p style=\\"margin: 0px;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong><u>Preferred Experience:</u></strong></span></p><ul><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">7+ years design verification experience</span></li></ul><ul><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Proficient in Verilog, System Verilog, and several scripting languages (Make, Perl, Python, etc.)</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Excellent knowledge about UVM methodology and C-DPI methodology</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Excellent knowledge about standard bus/interface protocols (i.e. AXI, AHB, AMBA)</span></li></ul><ul><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Excellent experience with ASIC verification tools, simulation, linting, power aware simulation, etc.</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Strong analytical/problem solving skills and attention to details</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Being a motivated team member, and able to independently drive tasks to completion as well</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Professional interpersonal and communication skills</span></li></ul><p style=\\"margin: 0px;\\"> </p><p style=\\"margin: 0px;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong><u>EDUCATION:</u></strong></span></p><p style=\\"margin: 0px;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong><u> </u></strong></span></p><ul><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Bachelor’s degree with major in Electronics Engineering, Computer Science, or another relevant subject</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Master’s Degree preferred.</span></li></ul><p><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">#LI-SK2</span></p> <br><strong class=\\"jdheading\\"></strong><br><br><p style=\\"margin: 0px;\\"><em><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Benefits offered are described: </span></em><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><a href=\\"https://amd.jibeapply.com/benefits\\" target=\\"_blank\\" rel=\\"noopener\\">AMD benefits at a glance</a>.</span></p><p style=\\"margin: 0px;\\"> </p><p style=\\"margin: 0px;\\"><em><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.</span></em></p>","qualifications":"<p style=\\"margin: 0px;\\"><em><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Benefits offered are described: </span></em><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><a href=\\"https://amd.jibeapply.com/benefits\\" target=\\"_blank\\" rel=\\"noopener\\">AMD benefits at a glance</a>.</span></p><p style=\\"margin: 0px;\\"> </p><p style=\\"margin: 0px;\\"><em><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.</span></em></p>","responsibilities":"<p style=\\"margin: 0px; padding: 0px; color: windowtext;\\"> </p><p style=\\"margin: 0px; padding: 0px; color: windowtext;\\"><span style=\\"font-size: 12pt;\\"><span style=\\"margin: 0px; padding: 0px; font-family: Arial, Arial_EmbeddedFont, Arial_MSFontService, sans-serif;\\" data-contrast=\\"auto\\"><span style=\\"margin: 0px; padding: 0px;\\" data-ccp-charstyle=\\"eop\\"> </span></span><span style=\\"margin: 0px; padding: 0px; font-family: Arial, Arial_EmbeddedFont, Arial_MSFontService, sans-serif;\\" data-ccp-props=\\"{"134233117":false,"134233118":false,"201341983":0,"335559738":0,"335559739":0,"335559740":240}\\"> </span></span></p><p style=\\"margin: 0px;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong><u>Role Description:</u></strong></span></p><p style=\\"margin: 0px;\\"> </p><p style=\\"margin: 0px;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Design Verification Engineering role with Security IP subsystem Team. The primary focus of this role is Hardware/Firmware verification of various embedded micro-processor subsystems and the associated hardware accelerators in leading edge SOC’s.</span></p><p style=\\"margin: 0px;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">These IP subsystems provide high performance functions to the respective SoC, such as security policy management, cryptography, data compression, high throughput DMA, etc.</span></p><p style=\\"margin: 0px;\\"> </p><p style=\\"margin: 0px;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong><u>Key Responsibilities:</u></strong></span></p><ul><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Development and verification of embedded firmware for SOC secure boot and embedded microprocessor driven hardware acceleration services for cryptography, decompression and large scale DMA functions.</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Hardware verification in UVM System Verilog and C-DPI structured testbench.</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Develop and maintain subsystem verification architecture, testbench, test methodology for</span></li></ul><ul type=\\"disc\\"><ul type=\\"circle\\"><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Embedded CPU and subcomponent IPs with</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">AXI/AHB busses and HW accelerators such as</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Cryptography, Data Compression, DMA, etc.</span></li></ul></ul><ul><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Participate in subsystem specification, influence IP micro-architecture development, develop and verify abstracted performance models</span></li></ul><ul type=\\"disc\\"><ul type=\\"circle\\"><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Create abstracted FW and HW performance models</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Develop critical target code to collect IP performance key parameters</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Explore subsystem architecture performance trade-off for FW and HW optimization</span></li></ul></ul><ul><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Develop and execute subsystem and block level test plans</span></li></ul><ul type=\\"disc\\"><ul type=\\"circle\\"><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Develop FW/HW co-verification methodology</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Develop UVC and System Response models</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Develop and debug UVM and C-DPI test cases with integrated FW</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Improve verification metrics</span></li></ul></ul><ul><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Further develop subsystem and block level testbenches using UVM randomized test methodology and C-DPI directed test methodology.</span></li></ul><ul type=\\"disc\\"><ul type=\\"circle\\"><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Develop and maintain subsystem level integration scripts</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Develop and maintain subsystem testbench build and test run scripts</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Drive to verification metrics closure</span></li></ul></ul><ul><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Interface with SoC integration and SoC DV teams</span></li></ul><ul type=\\"disc\\"><ul type=\\"circle\\"><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Define and develop IP level DV API to support SoC level DV effort</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Develop and maintain IP build and delivery infrastructure to support SoC level integration of SecurityIP subsystems. </span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Support SoC level IP emulation, silicon bring-up and debugging effort</span></li></ul></ul><p style=\\"margin: 0px;\\"> </p><p style=\\"margin: 0px;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong><u>Preferred Experience:</u></strong></span></p><ul><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">7+ years design verification experience</span></li></ul><ul><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Proficient in Verilog, System Verilog, and several scripting languages (Make, Perl, Python, etc.)</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Excellent knowledge about UVM methodology and C-DPI methodology</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Excellent knowledge about standard bus/interface protocols (i.e. AXI, AHB, AMBA)</span></li></ul><ul><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Excellent experience with ASIC verification tools, simulation, linting, power aware simulation, etc.</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Strong analytical/problem solving skills and attention to details</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Being a motivated team member, and able to independently drive tasks to completion as well</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Professional interpersonal and communication skills</span></li></ul><p style=\\"margin: 0px;\\"> </p><p style=\\"margin: 0px;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong><u>EDUCATION:</u></strong></span></p><p style=\\"margin: 0px;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong><u> </u></strong></span></p><ul><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Bachelor’s degree with major in Electronics Engineering, Computer Science, or another relevant subject</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Master’s Degree preferred.</span></li></ul><p><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">#LI-SK2</span></p>","clientName":"AMD | Careers Home","locations":"Bangalore, India"},"jdSettings":{"options":{"metadata":{"options":{"enabled":false,"data":[]},"categories":{"enabled":true},"locations":{"enabled":true},"req_id":{"enabled":true},"placement":"top"},"video":{"enabled":false,"placement":"above_description"},"displayFields":{"fieldOrder":["locations","categories","req_id","tags5","tags6"],"fields":[{"item":"req_id","token":"JOB_DESCRIPTION.REQ_ID","ariaLabel":"JOB_DESCRIPTION.REQ_ID_ARIA_LABEL"},{"item":"locations","token":"JOB_DESCRIPTION.LOCATION","ariaLabel":"JOB_DESCRIPTION.LOCATION_ARIA_LABEL","fieldType":"location"},{"item":"categories","token":"JOB_DESCRIPTION.CATEGORIES","ariaLabel":"JOB_DESCRIPTION.CATEGORIES_ARIA_LABEL","objectArrayKey":"name"},{"item":"tags6","token":"JOB_DESCRIPTION.TAGS6","ariaLabel":"JOB_DESCRIPTION.TAGS6_ARIA_LABEL"},{"item":"tags5","token":"JOB_DESCRIPTION.TAGS5","ariaLabel":"JOB_DESCRIPTION.TAGS5_ARIA_LABEL"}]}}},"sectionOrder":["description"],"getReferredEnabled":false,"addThisDisabled":true,"externalTrackifEnabled":false,"jibeTrackifEnabled":false,"brandName":"careers-home","globalSearchEnabled":false,"jobLangData":[],"referrals":{"enabled":false,"recruit":false},"seoMetaData":{"clientName":"AMD | Careers Home","data":{"slug":"37139","category":[" Engineering"],"full_location":"Bangalore, India","short_location":"Bangalore, India","language":"en-us","languages":["en-us"],"client_code":"amd","req_id":"37139","title":"Design Verification Engineer","description":"<strong class=\\"jdheading\\"></strong><br><br><p style=\\"margin: 0px;\\"><strong><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">WHAT YOU DO AT AMD CHANGES EVERYTHING</span></strong></p>\\r\\n<p style=\\"margin: 0px;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences – the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our mission is the AMD culture. We push the limits of innovation to solve the world’s most important challenges. We strive for execution excellence while being direct, humble, collaborative, and inclusive of diverse perspectives. </span></p>\\r\\n<p style=\\"margin: 0px;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">AMD together we advance_</span></p> <br><strong class=\\"jdheading\\"></strong><br><br><p style=\\"margin: 0px; padding: 0px; color: windowtext;\\"> </p><p style=\\"margin: 0px; padding: 0px; color: windowtext;\\"><span style=\\"font-size: 12pt;\\"><span style=\\"margin: 0px; padding: 0px; font-family: Arial, Arial_EmbeddedFont, Arial_MSFontService, sans-serif;\\" data-contrast=\\"auto\\"><span style=\\"margin: 0px; padding: 0px;\\" data-ccp-charstyle=\\"eop\\"> </span></span><span style=\\"margin: 0px; padding: 0px; font-family: Arial, Arial_EmbeddedFont, Arial_MSFontService, sans-serif;\\" data-ccp-props=\\"{"134233117":false,"134233118":false,"201341983":0,"335559738":0,"335559739":0,"335559740":240}\\"> </span></span></p><p style=\\"margin: 0px;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong><u>Role Description:</u></strong></span></p><p style=\\"margin: 0px;\\"> </p><p style=\\"margin: 0px;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Design Verification Engineering role with Security IP subsystem Team. The primary focus of this role is Hardware/Firmware verification of various embedded micro-processor subsystems and the associated hardware accelerators in leading edge SOC’s.</span></p><p style=\\"margin: 0px;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">These IP subsystems provide high performance functions to the respective SoC, such as security policy management, cryptography, data compression, high throughput DMA, etc.</span></p><p style=\\"margin: 0px;\\"> </p><p style=\\"margin: 0px;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong><u>Key Responsibilities:</u></strong></span></p><ul><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Development and verification of embedded firmware for SOC secure boot and embedded microprocessor driven hardware acceleration services for cryptography, decompression and large scale DMA functions.</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Hardware verification in UVM System Verilog and C-DPI structured testbench.</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Develop and maintain subsystem verification architecture, testbench, test methodology for</span></li></ul><ul type=\\"disc\\"><ul type=\\"circle\\"><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Embedded CPU and subcomponent IPs with</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">AXI/AHB busses and HW accelerators such as</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Cryptography, Data Compression, DMA, etc.</span></li></ul></ul><ul><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Participate in subsystem specification, influence IP micro-architecture development, develop and verify abstracted performance models</span></li></ul><ul type=\\"disc\\"><ul type=\\"circle\\"><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Create abstracted FW and HW performance models</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Develop critical target code to collect IP performance key parameters</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Explore subsystem architecture performance trade-off for FW and HW optimization</span></li></ul></ul><ul><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Develop and execute subsystem and block level test plans</span></li></ul><ul type=\\"disc\\"><ul type=\\"circle\\"><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Develop FW/HW co-verification methodology</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Develop UVC and System Response models</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Develop and debug UVM and C-DPI test cases with integrated FW</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Improve verification metrics</span></li></ul></ul><ul><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Further develop subsystem and block level testbenches using UVM randomized test methodology and C-DPI directed test methodology.</span></li></ul><ul type=\\"disc\\"><ul type=\\"circle\\"><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Develop and maintain subsystem level integration scripts</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Develop and maintain subsystem testbench build and test run scripts</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Drive to verification metrics closure</span></li></ul></ul><ul><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Interface with SoC integration and SoC DV teams</span></li></ul><ul type=\\"disc\\"><ul type=\\"circle\\"><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Define and develop IP level DV API to support SoC level DV effort</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Develop and maintain IP build and delivery infrastructure to support SoC level integration of SecurityIP subsystems. </span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Support SoC level IP emulation, silicon bring-up and debugging effort</span></li></ul></ul><p style=\\"margin: 0px;\\"> </p><p style=\\"margin: 0px;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong><u>Preferred Experience:</u></strong></span></p><ul><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">7+ years design verification experience</span></li></ul><ul><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Proficient in Verilog, System Verilog, and several scripting languages (Make, Perl, Python, etc.)</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Excellent knowledge about UVM methodology and C-DPI methodology</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Excellent knowledge about standard bus/interface protocols (i.e. AXI, AHB, AMBA)</span></li></ul><ul><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Excellent experience with ASIC verification tools, simulation, linting, power aware simulation, etc.</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Strong analytical/problem solving skills and attention to details</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Being a motivated team member, and able to independently drive tasks to completion as well</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Professional interpersonal and communication skills</span></li></ul><p style=\\"margin: 0px;\\"> </p><p style=\\"margin: 0px;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong><u>EDUCATION:</u></strong></span></p><p style=\\"margin: 0px;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong><u> </u></strong></span></p><ul><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Bachelor’s degree with major in Electronics Engineering, Computer Science, or another relevant subject</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Master’s Degree preferred.</span></li></ul><p><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">#LI-SK2</span></p> <br><strong class=\\"jdheading\\"></strong><br><br><p style=\\"margin: 0px;\\"><em><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Benefits offered are described: </span></em><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><a href=\\"https://amd.jibeapply.com/benefits\\" target=\\"_blank\\" rel=\\"noopener\\">AMD benefits at a glance</a>.</span></p><p style=\\"margin: 0px;\\"> </p><p style=\\"margin: 0px;\\"><em><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.</span></em></p>","location_name":"IN,Bangalore","street_address":"#102-103, Export Promotion Industrial Park","city":"Bangalore","state":"Karnataka","country":"India","country_code":"IN","postal_code":"560066","location_type":"LAT_LNG","latitude":12.9716,"longitude":77.7473,"additional_locations":[],"categories":[{"name":"Engineering"}],"tags1":["No"],"tags2":["INR ₹2,772,000.00/Yr."],"tags3":["INR ₹3,960,000.00/Yr."],"tags4":["Global Careers (External)"],"department":"","benefits":[],"employment_type":"FULL_TIME","qualifications":"<p style=\\"margin: 0px;\\"><em><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Benefits offered are described: </span></em><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><a href=\\"https://amd.jibeapply.com/benefits\\" target=\\"_blank\\" rel=\\"noopener\\">AMD benefits at a glance</a>.</span></p><p style=\\"margin: 0px;\\"> </p><p style=\\"margin: 0px;\\"><em><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.</span></em></p>","hiring_organization":"Advanced Micro Devices, Inc","hiring_organization_logo":"https://www.amd.com/content/dam/code/images/header/amd-header-logo.svg","responsibilities":"<p style=\\"margin: 0px; padding: 0px; color: windowtext;\\"> </p><p style=\\"margin: 0px; padding: 0px; color: windowtext;\\"><span style=\\"font-size: 12pt;\\"><span style=\\"margin: 0px; padding: 0px; font-family: Arial, Arial_EmbeddedFont, Arial_MSFontService, sans-serif;\\" data-contrast=\\"auto\\"><span style=\\"margin: 0px; padding: 0px;\\" data-ccp-charstyle=\\"eop\\"> </span></span><span style=\\"margin: 0px; padding: 0px; font-family: Arial, Arial_EmbeddedFont, Arial_MSFontService, sans-serif;\\" data-ccp-props=\\"{"134233117":false,"134233118":false,"201341983":0,"335559738":0,"335559739":0,"335559740":240}\\"> </span></span></p><p style=\\"margin: 0px;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong><u>Role Description:</u></strong></span></p><p style=\\"margin: 0px;\\"> </p><p style=\\"margin: 0px;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Design Verification Engineering role with Security IP subsystem Team. The primary focus of this role is Hardware/Firmware verification of various embedded micro-processor subsystems and the associated hardware accelerators in leading edge SOC’s.</span></p><p style=\\"margin: 0px;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">These IP subsystems provide high performance functions to the respective SoC, such as security policy management, cryptography, data compression, high throughput DMA, etc.</span></p><p style=\\"margin: 0px;\\"> </p><p style=\\"margin: 0px;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong><u>Key Responsibilities:</u></strong></span></p><ul><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Development and verification of embedded firmware for SOC secure boot and embedded microprocessor driven hardware acceleration services for cryptography, decompression and large scale DMA functions.</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Hardware verification in UVM System Verilog and C-DPI structured testbench.</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Develop and maintain subsystem verification architecture, testbench, test methodology for</span></li></ul><ul type=\\"disc\\"><ul type=\\"circle\\"><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Embedded CPU and subcomponent IPs with</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">AXI/AHB busses and HW accelerators such as</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Cryptography, Data Compression, DMA, etc.</span></li></ul></ul><ul><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Participate in subsystem specification, influence IP micro-architecture development, develop and verify abstracted performance models</span></li></ul><ul type=\\"disc\\"><ul type=\\"circle\\"><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Create abstracted FW and HW performance models</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Develop critical target code to collect IP performance key parameters</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Explore subsystem architecture performance trade-off for FW and HW optimization</span></li></ul></ul><ul><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Develop and execute subsystem and block level test plans</span></li></ul><ul type=\\"disc\\"><ul type=\\"circle\\"><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Develop FW/HW co-verification methodology</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Develop UVC and System Response models</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Develop and debug UVM and C-DPI test cases with integrated FW</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Improve verification metrics</span></li></ul></ul><ul><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Further develop subsystem and block level testbenches using UVM randomized test methodology and C-DPI directed test methodology.</span></li></ul><ul type=\\"disc\\"><ul type=\\"circle\\"><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Develop and maintain subsystem level integration scripts</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Develop and maintain subsystem testbench build and test run scripts</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Drive to verification metrics closure</span></li></ul></ul><ul><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Interface with SoC integration and SoC DV teams</span></li></ul><ul type=\\"disc\\"><ul type=\\"circle\\"><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Define and develop IP level DV API to support SoC level DV effort</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Develop and maintain IP build and delivery infrastructure to support SoC level integration of SecurityIP subsystems. </span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Support SoC level IP emulation, silicon bring-up and debugging effort</span></li></ul></ul><p style=\\"margin: 0px;\\"> </p><p style=\\"margin: 0px;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong><u>Preferred Experience:</u></strong></span></p><ul><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">7+ years design verification experience</span></li></ul><ul><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Proficient in Verilog, System Verilog, and several scripting languages (Make, Perl, Python, etc.)</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Excellent knowledge about UVM methodology and C-DPI methodology</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Excellent knowledge about standard bus/interface protocols (i.e. AXI, AHB, AMBA)</span></li></ul><ul><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Excellent experience with ASIC verification tools, simulation, linting, power aware simulation, etc.</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Strong analytical/problem solving skills and attention to details</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Being a motivated team member, and able to independently drive tasks to completion as well</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Professional interpersonal and communication skills</span></li></ul><p style=\\"margin: 0px;\\"> </p><p style=\\"margin: 0px;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong><u>EDUCATION:</u></strong></span></p><p style=\\"margin: 0px;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong><u> </u></strong></span></p><ul><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Bachelor’s degree with major in Electronics Engineering, Computer Science, or another relevant subject</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Master’s Degree preferred.</span></li></ul><p><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">#LI-SK2</span></p>","posted_date":"2023-11-20T05:35:00+0000","apply_url":"https://global-external-amd.icims.com/jobs/37139/login","internal":false,"searchable":true,"active":true,"applyable":true,"li_easy_applyable":true,"ats_code":"icims","hiring_flow_name":"iCIMS ATS Hiring Flow","meta_data":{"openingjobs":{"openingJobId":"00000fc1f6ea1d1a1aa7373b7c832675f01d"},"icims":{"revision_int":2,"uuid":"4020fc8d-2697-4c0e-936d-89848f21b167","primary_posted_site_object":{"datePosted":"2023-11-20T05:35:00+0000","site":"global-external-amd","siteId":"ee6869a0-dcc6-4a8b-b7dd-e8c8665cd45a"},"date_updated":"2023-11-20T05:37:50Z","config_keys":null,"jps_is_public":true},"elasticsearch":{"es_created":false},"ats_job_hash":"a35b81cd801905c24c8f660f562fd556","googlejobs":{"jobName":"projects/helpful-passage-853/tenants/cb22eb5b-7e00-0000-0000-007edad744d3/jobs/122533989379384006"},"import_id":"cc78e2cf-c58a-452a-ad95-5c0e45355393","redirectOnApply":true,"questionservice":{"id":"29606593"},"import_source":"ImporterService","client_code":"amd"},"update_date":"2023-11-20T05:38:02+0000","create_date":"2023-11-20T05:37:02+0000"},"formattedData":{"categories":"Engineering","location":"Bangalore, India","title":"Design Verification Engineer","seo_title":["Engineering","Bangalore%2C+India","Design+Verification+Engineer"],"description":"<strong class=\\"jdheading\\"></strong><br><br><p style=\\"margin: 0px;\\"><strong><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">WHAT YOU DO AT AMD CHANGES EVERYTHING</span></strong></p>\\r\\n<p style=\\"margin: 0px;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences – the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our mission is the AMD culture. We push the limits of innovation to solve the world’s most important challenges. We strive for execution excellence while being direct, humble, collaborative, and inclusive of diverse perspectives. </span></p>\\r\\n<p style=\\"margin: 0px;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">AMD together we advance_</span></p> <br><strong class=\\"jdheading\\"></strong><br><br><p style=\\"margin: 0px; padding: 0px; color: windowtext;\\"> </p><p style=\\"margin: 0px; padding: 0px; color: windowtext;\\"><span style=\\"font-size: 12pt;\\"><span style=\\"margin: 0px; padding: 0px; font-family: Arial, Arial_EmbeddedFont, Arial_MSFontService, sans-serif;\\" data-contrast=\\"auto\\"><span style=\\"margin: 0px; padding: 0px;\\" data-ccp-charstyle=\\"eop\\"> </span></span><span style=\\"margin: 0px; padding: 0px; font-family: Arial, Arial_EmbeddedFont, Arial_MSFontService, sans-serif;\\" data-ccp-props=\\"{"134233117":false,"134233118":false,"201341983":0,"335559738":0,"335559739":0,"335559740":240}\\"> </span></span></p><p style=\\"margin: 0px;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong><u>Role Description:</u></strong></span></p><p style=\\"margin: 0px;\\"> </p><p style=\\"margin: 0px;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Design Verification Engineering role with Security IP subsystem Team. The primary focus of this role is Hardware/Firmware verification of various embedded micro-processor subsystems and the associated hardware accelerators in leading edge SOC’s.</span></p><p style=\\"margin: 0px;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">These IP subsystems provide high performance functions to the respective SoC, such as security policy management, cryptography, data compression, high throughput DMA, etc.</span></p><p style=\\"margin: 0px;\\"> </p><p style=\\"margin: 0px;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong><u>Key Responsibilities:</u></strong></span></p><ul><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Development and verification of embedded firmware for SOC secure boot and embedded microprocessor driven hardware acceleration services for cryptography, decompression and large scale DMA functions.</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Hardware verification in UVM System Verilog and C-DPI structured testbench.</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Develop and maintain subsystem verification architecture, testbench, test methodology for</span></li></ul><ul type=\\"disc\\"><ul type=\\"circle\\"><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Embedded CPU and subcomponent IPs with</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">AXI/AHB busses and HW accelerators such as</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Cryptography, Data Compression, DMA, etc.</span></li></ul></ul><ul><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Participate in subsystem specification, influence IP micro-architecture development, develop and verify abstracted performance models</span></li></ul><ul type=\\"disc\\"><ul type=\\"circle\\"><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Create abstracted FW and HW performance models</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Develop critical target code to collect IP performance key parameters</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Explore subsystem architecture performance trade-off for FW and HW optimization</span></li></ul></ul><ul><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Develop and execute subsystem and block level test plans</span></li></ul><ul type=\\"disc\\"><ul type=\\"circle\\"><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Develop FW/HW co-verification methodology</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Develop UVC and System Response models</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Develop and debug UVM and C-DPI test cases with integrated FW</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Improve verification metrics</span></li></ul></ul><ul><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Further develop subsystem and block level testbenches using UVM randomized test methodology and C-DPI directed test methodology.</span></li></ul><ul type=\\"disc\\"><ul type=\\"circle\\"><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Develop and maintain subsystem level integration scripts</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Develop and maintain subsystem testbench build and test run scripts</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Drive to verification metrics closure</span></li></ul></ul><ul><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Interface with SoC integration and SoC DV teams</span></li></ul><ul type=\\"disc\\"><ul type=\\"circle\\"><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Define and develop IP level DV API to support SoC level DV effort</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Develop and maintain IP build and delivery infrastructure to support SoC level integration of SecurityIP subsystems. </span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Support SoC level IP emulation, silicon bring-up and debugging effort</span></li></ul></ul><p style=\\"margin: 0px;\\"> </p><p style=\\"margin: 0px;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong><u>Preferred Experience:</u></strong></span></p><ul><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">7+ years design verification experience</span></li></ul><ul><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Proficient in Verilog, System Verilog, and several scripting languages (Make, Perl, Python, etc.)</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Excellent knowledge about UVM methodology and C-DPI methodology</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Excellent knowledge about standard bus/interface protocols (i.e. AXI, AHB, AMBA)</span></li></ul><ul><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Excellent experience with ASIC verification tools, simulation, linting, power aware simulation, etc.</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Strong analytical/problem solving skills and attention to details</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Being a motivated team member, and able to independently drive tasks to completion as well</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Professional interpersonal and communication skills</span></li></ul><p style=\\"margin: 0px;\\"> </p><p style=\\"margin: 0px;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong><u>EDUCATION:</u></strong></span></p><p style=\\"margin: 0px;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong><u> </u></strong></span></p><ul><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Bachelor’s degree with major in Electronics Engineering, Computer Science, or another relevant subject</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Master’s Degree preferred.</span></li></ul><p><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">#LI-SK2</span></p> <br><strong class=\\"jdheading\\"></strong><br><br><p style=\\"margin: 0px;\\"><em><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Benefits offered are described: </span></em><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><a href=\\"https://amd.jibeapply.com/benefits\\" target=\\"_blank\\" rel=\\"noopener\\">AMD benefits at a glance</a>.</span></p><p style=\\"margin: 0px;\\"> </p><p style=\\"margin: 0px;\\"><em><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.</span></em></p>","qualifications":"<p style=\\"margin: 0px;\\"><em><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Benefits offered are described: </span></em><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><a href=\\"https://amd.jibeapply.com/benefits\\" target=\\"_blank\\" rel=\\"noopener\\">AMD benefits at a glance</a>.</span></p><p style=\\"margin: 0px;\\"> </p><p style=\\"margin: 0px;\\"><em><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.</span></em></p>","responsibilities":"<p style=\\"margin: 0px; padding: 0px; color: windowtext;\\"> </p><p style=\\"margin: 0px; padding: 0px; color: windowtext;\\"><span style=\\"font-size: 12pt;\\"><span style=\\"margin: 0px; padding: 0px; font-family: Arial, Arial_EmbeddedFont, Arial_MSFontService, sans-serif;\\" data-contrast=\\"auto\\"><span style=\\"margin: 0px; padding: 0px;\\" data-ccp-charstyle=\\"eop\\"> </span></span><span style=\\"margin: 0px; padding: 0px; font-family: Arial, Arial_EmbeddedFont, Arial_MSFontService, sans-serif;\\" data-ccp-props=\\"{"134233117":false,"134233118":false,"201341983":0,"335559738":0,"335559739":0,"335559740":240}\\"> </span></span></p><p style=\\"margin: 0px;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong><u>Role Description:</u></strong></span></p><p style=\\"margin: 0px;\\"> </p><p style=\\"margin: 0px;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Design Verification Engineering role with Security IP subsystem Team. The primary focus of this role is Hardware/Firmware verification of various embedded micro-processor subsystems and the associated hardware accelerators in leading edge SOC’s.</span></p><p style=\\"margin: 0px;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">These IP subsystems provide high performance functions to the respective SoC, such as security policy management, cryptography, data compression, high throughput DMA, etc.</span></p><p style=\\"margin: 0px;\\"> </p><p style=\\"margin: 0px;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong><u>Key Responsibilities:</u></strong></span></p><ul><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Development and verification of embedded firmware for SOC secure boot and embedded microprocessor driven hardware acceleration services for cryptography, decompression and large scale DMA functions.</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Hardware verification in UVM System Verilog and C-DPI structured testbench.</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Develop and maintain subsystem verification architecture, testbench, test methodology for</span></li></ul><ul type=\\"disc\\"><ul type=\\"circle\\"><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Embedded CPU and subcomponent IPs with</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">AXI/AHB busses and HW accelerators such as</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Cryptography, Data Compression, DMA, etc.</span></li></ul></ul><ul><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Participate in subsystem specification, influence IP micro-architecture development, develop and verify abstracted performance models</span></li></ul><ul type=\\"disc\\"><ul type=\\"circle\\"><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Create abstracted FW and HW performance models</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Develop critical target code to collect IP performance key parameters</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Explore subsystem architecture performance trade-off for FW and HW optimization</span></li></ul></ul><ul><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Develop and execute subsystem and block level test plans</span></li></ul><ul type=\\"disc\\"><ul type=\\"circle\\"><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Develop FW/HW co-verification methodology</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Develop UVC and System Response models</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Develop and debug UVM and C-DPI test cases with integrated FW</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Improve verification metrics</span></li></ul></ul><ul><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Further develop subsystem and block level testbenches using UVM randomized test methodology and C-DPI directed test methodology.</span></li></ul><ul type=\\"disc\\"><ul type=\\"circle\\"><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Develop and maintain subsystem level integration scripts</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Develop and maintain subsystem testbench build and test run scripts</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Drive to verification metrics closure</span></li></ul></ul><ul><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Interface with SoC integration and SoC DV teams</span></li></ul><ul type=\\"disc\\"><ul type=\\"circle\\"><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Define and develop IP level DV API to support SoC level DV effort</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Develop and maintain IP build and delivery infrastructure to support SoC level integration of SecurityIP subsystems. </span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Support SoC level IP emulation, silicon bring-up and debugging effort</span></li></ul></ul><p style=\\"margin: 0px;\\"> </p><p style=\\"margin: 0px;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong><u>Preferred Experience:</u></strong></span></p><ul><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">7+ years design verification experience</span></li></ul><ul><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Proficient in Verilog, System Verilog, and several scripting languages (Make, Perl, Python, etc.)</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Excellent knowledge about UVM methodology and C-DPI methodology</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Excellent knowledge about standard bus/interface protocols (i.e. AXI, AHB, AMBA)</span></li></ul><ul><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Excellent experience with ASIC verification tools, simulation, linting, power aware simulation, etc.</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Strong analytical/problem solving skills and attention to details</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Being a motivated team member, and able to independently drive tasks to completion as well</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Professional interpersonal and communication skills</span></li></ul><p style=\\"margin: 0px;\\"> </p><p style=\\"margin: 0px;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong><u>EDUCATION:</u></strong></span></p><p style=\\"margin: 0px;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong><u> </u></strong></span></p><ul><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Bachelor’s degree with major in Electronics Engineering, Computer Science, or another relevant subject</span></li><li><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Master’s Degree preferred.</span></li></ul><p><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">#LI-SK2</span></p>","clientName":"AMD | Careers Home","locations":"Bangalore, India"}},"isNoIndex":false,"preloginConfiguration":null,"contextSettings":{"contextDefinitions":[{"name":"careers-home","displayName":"AMD | Careers Home","metadata":{"title":"Career Opportunities | AMD Careers","description":"AMD offers the opportunity to learn and build careers. Search for Opportunities to Apply Now."}},{"name":"benefits","displayName":"AMD | Benefits","metadata":{"title":"Employee Benefits and Perks | AMD Careers","description":"By offering market competitive, inclusive benefits & perks that AMDers value most, AMD enables an environment where we can all do our best work. Learn More."}},{"name":"students","displayName":"AMD | Students","metadata":{"title":"Student Jobs | Internship & Co-op opportunities | AMD Careers","description":"AMD offers the opportunity to learn and build careers for students. Search for Internships & Co-op Opportunities to Apply Now."}},{"name":"events","displayName":"AMD","metadata":{"title":"Student Jobs | Internship & Co-op opportunities | AMD Careers","description":"AMD offers the opportunity to learn and build careers for students. Search for Internships & Co-op Opportunities to Apply Now."}},{"redirectToForm":false,"successCTAButtonEnabled":false,"name":"talent-network","displayName":"AMD Talent Community","urlPath":"/talent-network","overrides":{"talentcommunity.integration.v2":{"enabled":true,"questionSet":{"en-US":2139042}}},"createdAt":"2022-08-31T10:28:28+0000","creatorId":138758503,"creatorName":"rick.sheffield@amd.com","updatedAt":"2022-11-02T09:58:53+0000"},{"redirectToForm":false,"successCTAButtonEnabled":false,"name":"student-talent-network","displayName":"AMD Student Talent Community","metadata":{"title":"Student Talent Community | AMD Careers","description":"Join our AMD Student Talent Community. Create a profile with your information in our system so that our recruiters can match you with new opportunities."},"urlPath":"/student-talent-network","overrides":{"talentcommunity.integration.v2":{"enabled":true,"questionSet":{"en-US":2155368}}},"createdAt":"2022-11-02T09:57:12+0000","creatorId":138758432,"creatorName":"Doreen.Dockweiler@amd.com","updatedAt":"2022-11-08T16:30:28+0000"},{"displayName":"University Programs - Dublin ","displayFormDetails":false,"overrides":{"talentcommunity.integration.v2":{"enabled":true,"questionSet":{"en-US":2155368}}},"eventDetailsConfig":{"showDateTime":false,"showDirections":false,"showVenueName":false,"showVenueAddress":false,"showEventCategory":false,"showDescription":false},"creatorId":141724339,"creatorName":"romigiddi3768","createdAt":"2023-06-08T10:26:27+0000","updatedAt":"2023-06-08T10:26:27+0000","name":"event-3714","urlPath":"/event-3714","isEvent":"true"}],"defaultContext":"careers-home","currentContext":"careers-home","redirectWithSources":true,"currentClient":"amd"},"similarJobsEnabled":false,"login":{},"inhouseAlertsEnabled":true}; </script>\n<script> window.jobDescriptionTemplates = {\n sectionTop: "<!-- FOR BRANDING ELEMENTS TO BE PLACED ABOVE JOB DESCRIPTION BODY -->",\n sectionBottom: "<!-- FOR BRANDING ELEMENTS TO BE PLACED BELOW JOB DESCRIPTION BODY -->",\n additionalButton: "<!-- additional button on JD page -->",\n getReferred: "<a href=\\"undefined\\" class=\\"get-referred cta-button\\">\\n <span class=\\"fa fa-users\\" aria-hidden=\\"true\\"></span>\\n Get Referred\\n</a>",\n rightRailMedia: "",\n};\n</script>\n\n <script src="https://app.jibecdn.com/prod/descriptions/1.1.45/polyfills-es5.js" nomodule=""></script>\n <script src="https://app.jibecdn.com/prod/descriptions/1.1.45/polyfills.js"></script>\n <script src="https://app.jibecdn.com/prod/descriptions/1.1.45/scripts.js"></script>\n <script src="https://app.jibecdn.com/prod/descriptions/1.1.45/main.js"></script>\n\n\n\n <script src="https://app.jibecdn.com/prod/social-share/0.0.34/runtime.js"></script>\n <script src="https://app.jibecdn.com/prod/social-share/0.0.34/polyfills.js"></script>\n <script src="https://app.jibecdn.com/prod/social-share/0.0.34/polyfills-es5.js" nomodule=""></script>\n <script src="https://app.jibecdn.com/prod/social-share/0.0.34/vendor.js"></script>\n <script src="https://app.jibecdn.com/prod/social-share/0.0.34/main.js"></script>\n\n\n\n\n\n\n<script>window['_jobchat_host']='https://app.textrecruit.com';window['_jobchat_cloud_environment']='aws-prd';window['_jobchat_account']='62ec562519ce1e45f49eafe3';window['_jobchat_namespace']='JC';(function(w,d,namespace,s,u){varo=d.createElement(s);o.async=1;o.src=_jobchat_host+'/js/jobchat.js';vary=d.getElementsByTagName(s)[0];y.parentNode.insertBefore(o,y);})(window,document,window['_jc_namespace'],'script','user');</script>\n\n<script data-cookieconsent="statistics">\n
\n
/**
\n
\n
@description: send an arbitrary payload to the server-side for later consumption.
\n
@param {Object} payload - a json payload that contains arbitrary data
\n
@param {String} payload.event_name - the unique name to associate with the event
\n
@param {String} payload.slug - the job id to associate with the event
\n
@param {String} payload.language - the locale to associate with the event\n */\n function sendEvent(payload) {\n// validation check\nif (!(payload || payload.event_name)) {\n console.error('insufficient data for meaningful response.');\n return;\n}
\n
\n
else {\n\n // send ajax request to backend for consumption\n $.ajax({\n method: 'POST',\n url: '/api/impression',\n data: payload,\n success: function (res) {\n // console.log('successful ajax call with response: ', res);\n }\n });\n}\n
AMD does not require or seek to collect a fee or payment from candidates in the application or interview process. We do not conduct interviews by text messaging. Nor does AMD require copies of IDs, passports, or other identification as a part of the interview process. If you have experienced these requests, this is a scam, and you may wish to consider making a report to ReportFraud.ftc.gov or IC3.gov. We encourage job seekers interested in AMD roles to apply on the amd.com Careers page.
For AMD employees looking to refer someone or search for new opportunities, please use the Internal Career Site.
We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences – the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our mission is the AMD culture. We push the limits of innovation to solve the world’s most important challenges. We strive for execution excellence while being direct, humble, collaborative, and inclusive of diverse perspectives.
AMD together we advance_
Role Description:
Design Verification Engineering role with Security IP subsystem Team. The primary focus of this role is Hardware/Firmware verification of various embedded micro-processor subsystems and the associated hardware accelerators in leading edge SOC’s.
These IP subsystems provide high performance functions to the respective SoC, such as security policy management, cryptography, data compression, high throughput DMA, etc.
Key Responsibilities:
Development and verification of embedded firmware for SOC secure boot and embedded microprocessor driven hardware acceleration services for cryptography, decompression and large scale DMA functions.
Hardware verification in UVM System Verilog and C-DPI structured testbench.
Develop and maintain subsystem verification architecture, testbench, test methodology for
Embedded CPU and subcomponent IPs with
AXI/AHB busses and HW accelerators such as
Cryptography, Data Compression, DMA, etc.
Participate in subsystem specification, influence IP micro-architecture development, develop and verify abstracted performance models
Create abstracted FW and HW performance models
Develop critical target code to collect IP performance key parameters
Explore subsystem architecture performance trade-off for FW and HW optimization
Develop and execute subsystem and block level test plans
Develop FW/HW co-verification methodology
Develop UVC and System Response models
Develop and debug UVM and C-DPI test cases with integrated FW
Improve verification metrics
Further develop subsystem and block level testbenches using UVM randomized test methodology and C-DPI directed test methodology.
Develop and maintain subsystem level integration scripts
Develop and maintain subsystem testbench build and test run scripts
Drive to verification metrics closure
Interface with SoC integration and SoC DV teams
Define and develop IP level DV API to support SoC level DV effort
Develop and maintain IP build and delivery infrastructure to support SoC level integration of SecurityIP subsystems.
Support SoC level IP emulation, silicon bring-up and debugging effort
Preferred Experience:
7+ years design verification experience
Proficient in Verilog, System Verilog, and several scripting languages (Make, Perl, Python, etc.)
Excellent knowledge about UVM methodology and C-DPI methodology
Excellent knowledge about standard bus/interface protocols (i.e. AXI, AHB, AMBA)
Excellent experience with ASIC verification tools, simulation, linting, power aware simulation, etc.
Strong analytical/problem solving skills and attention to details
Being a motivated team member, and able to independently drive tasks to completion as well
Professional interpersonal and communication skills
EDUCATION:
Bachelor’s degree with major in Electronics Engineering, Computer Science, or another relevant subject
AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.