Find your next tech job in Kanata North, Canada’s largest technology park. Then explore endless international opportunities and dream about where your career will take you. With the Country’s largest density of technology companies ranging from promising startups to leading global giants, Kanata North is the place to be if you are serious about a career in tech.
AMD does not require or seek to collect a fee or payment from candidates in the application or interview process. We do not conduct interviews by text messaging. Nor does AMD require copies of IDs, passports, or other identification as a part of the interview process. If you have experienced these requests, this is a scam, and you may wish to consider making a report to ReportFraud.ftc.gov or IC3.gov. We encourage job seekers interested in AMD roles to apply on the amd.com Careers page.
\n\n
For AMD employees looking to refer someone or search for new opportunities, please use the Internal Career Site.
We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences – the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our mission is the AMD culture. We push the limits of innovation to solve the world’s most important challenges. We strive for execution excellence while being direct, humble, collaborative, and inclusive of diverse perspectives.
\n
AMD together we advance_
DCGPU Root Port IP DV Engineer
\n
\n
THE ROLE:
\n
\n
We’re a group of passionate and innovative engineers, who are working on implement cutting edge interconnection technology into world leading x86 SoC solution, like Ryzen/Epyc/Radeon/Instinct family. As the whole industry is going through the Data Centric computing era, high throughout and low latency interconnection becomes more and more critical, this makes our team key to AMD’s future roadmap and success.
\n
\n
AMD is looking for an experienced Design Verification Engineer willing to take on the challenge of becoming part of a world class team. In this role you will have an opportunity to participate in the world’s state-of-the-art technology execution, since what we are working on will be a part of AMD’s Data Center GPU development.
\n
\n
THE PERSON:
\n
Be good at communication and teamwork, self-motivated and with good work ethics.
\n
\n
KEY RESPONSIBILITIES:
\n
\n
DCGPU Root IP test-bench maintenance and updating, to support new feature.
\n
Long lead interconnection IP/Subsystem/Combo-Whacker level test-bench building, test-case debugging.
\n
Long lead interconnection IP and PCIe IP validation support.
\n
Verification environment efficiency improvement.
\n
\n
\n
PREFERRED EXPERIENCE:
\n
\n
Deep understanding of PCIe (PCI-Express) protocol (especially Transaction layer) and experience on PCIe Design/Verification and Debug.
\n
Good RTL coding with Verilog, test-bench coding with SystemVerilog.
\n
Good knowledge of design verification methodology, familiar with UVM/OVM/VMM.
\n
Good understanding of ASIC/SoC design and verification flow.
\n
Good knowledge about computer architecture and CPU/GPU micro-architecture, know ‘how’ the whole system works.
\n
Have at least two kinds of following knowledge: CXL, AMBA AXI/AHB/APB, 802.3 Ethernet Protocol.
\n
Have low power or power aware experience is a strong plus.
\n
Be good at script language, such as Perl, Python, Ruby, C Shell, Makefile.
\n
Be good at both speaking and written English.
\n
Strong problem shooting capability and uncompromising delivery mindset.
\n
Willingness of driving challenging tasks to closure.
\n
Experience of collaboration with global team with different time zones and background.
\n
\n
\n
ACADEMIC CREDENTIALS:
\n
Preferred EE/CS of related MSEE with minimum 5 years, or BSEE with minimum 7 years of ASIC/SoC verification experience.
AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.
\n
\n\n
\n\n
\n
\n\n \n\n \n\n \n \n\n \n
<!-- FOR BRANDING SPECIFIC TRACKING SCRIPTS -->\n\n\n\n\n <footer class="footer defaults">\n
<script> window.jobDescriptionConfig = {"socialShare":true,"job":{"slug":"37196","category":[" Engineering"],"full_location":"Shanghai, China","short_location":"Shanghai, China","language":"en-us","languages":["en-us"],"client_code":"amd","req_id":"37196","title":"MTS Silicon Design Engineer","description":"<strong class=\\"jdheading\\"></strong><br><br><p style=\\"margin: 0px;\\"><strong><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">WHAT YOU DO AT AMD CHANGES EVERYTHING</span></strong></p><p style=\\"margin: 0px;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences – the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our mission is the AMD culture. We push the limits of innovation to solve the world’s most important challenges. We strive for execution excellence while being direct, humble, collaborative, and inclusive of diverse perspectives. </span></p><p style=\\"margin: 0px;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">AMD together we advance_</span></p> <br><strong class=\\"jdheading\\"></strong><br><br><p style=\\"text-align: center; line-height: 107%; margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\" align=\\"center\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong><u><span style=\\"line-height: 107%;\\">DCGPU Root Port IP DV Engineer</span></u></strong></span></p><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\"> </span></p><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong>THE ROLE:</strong></span></p><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong> </strong></span></p><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">We’re a group of passionate and innovative engineers, who are working on implement cutting edge interconnection technology into world leading x86 SoC solution, like Ryzen/Epyc/Radeon/Instinct family. As the whole industry is going through the Data Centric computing era, high throughout and low latency interconnection becomes more and more critical, this makes our team key to AMD’s future roadmap and success. </span></p><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\"> </span></p><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif; color: black;\\">AMD is looking for an experienced Design Verification Engineer willing to take on the challenge of becoming part of a world class team. In this role you will have an opportunity to participate in the world’s state-of-the-art technology execution, since what we are working on will be a part of AMD’s Data Center GPU development.</span></p><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\"> </span></p><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong>THE PERSON:</strong></span></p><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Be good at communication and teamwork, self-motivated and with good work ethics.</span></p><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\"> </span></p><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong>KEY RESPONSIBILITIES:</strong></span></p><ul style=\\"margin-top: 0in; margin-bottom: 0in;\\" type=\\"disc\\"><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">DCGPU Root IP test-bench maintenance and updating, to support new feature.</span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Long lead interconnection IP/Subsystem/Combo-Whacker level test-bench building, test-case debugging.</span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Long lead interconnection IP and PCIe IP validation support.</span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Verification environment efficiency improvement.</span></li></ul><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong> </strong></span></p><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong>PREFERRED EXPERIENCE:</strong></span></p><ul style=\\"margin-top: 0in; margin-bottom: 0in;\\" type=\\"disc\\"><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><span style=\\"line-height: 115%;\\">Deep understanding of PCIe (PCI-Express) protocol (especially Transaction </span><span style=\\"line-height: 115%;\\">layer</span><span style=\\"line-height: 115%;\\">) and experience on PCIe Design/Verification and Debug.</span></span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Good RTL coding with Verilog, test-bench coding with SystemVerilog.</span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Good knowledge of design verification methodology, familiar with UVM/OVM/VMM.</span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Good understanding of ASIC/SoC design and verification flow.</span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><span style=\\"line-height: 115%;\\">Good knowledge about c</span><span style=\\"line-height: 115%;\\">omputer</span><span style=\\"line-height: 115%;\\"> architecture and CPU/GPU micro-architecture, know ‘how’ the whole system works.</span></span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Have at least two kinds of following knowledge: CXL, AMBA AXI/AHB/APB, 802.3 Ethernet Protocol.</span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Have low power or power aware experience is a strong plus.</span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Be good at script language, such as Perl, Python, Ruby, C Shell, Makefile.</span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Be good at both speaking and written English.</span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Strong problem shooting capability and uncompromising delivery mindset.</span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Willingness of driving challenging tasks to closure. </span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Experience of collaboration with global team with different time zones and background. </span></li></ul><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\"> </span></p><p style=\\"background: white; margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong><span style=\\"color: black;\\">ACADEMIC CREDENTIALS:</span></strong></span></p><ul style=\\"margin-top: 0in; margin-bottom: 0in;\\" type=\\"disc\\"><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Preferred EE/CS of related MSEE with minimum 5 years, or BSEE with minimum 7 years of ASIC/SoC verification experience. </span></li></ul><p style=\\"line-height: 105%; margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 105%; font-family: arial, helvetica, sans-serif;\\"> </span></p><p style=\\"line-height: 105%; margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong><span style=\\"line-height: 105%;\\">LOCATION: <span style=\\"color: black;\\">Shanghai</span></span></strong></span></p><p> </p><p><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\"><span style=\\"margin: 0px; padding: 0px; color: #32363a;\\" data-ccp-props=\\"{"134233117":false,"134233118":false,"201341983":0,"335559738":0,"335559739":0,"335559740":240}\\">#LI-JG2 #LI-HYBRID</span></span></p> <br><strong class=\\"jdheading\\"></strong><br><br><p style=\\"margin: 0px;\\"><em><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Benefits offered are described: </span></em><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><a href=\\"https://amd.jibeapply.com/benefits\\" target=\\"_blank\\" rel=\\"noopener\\">AMD benefits at a glance</a>.</span></p><p style=\\"margin: 0px;\\"> </p><p style=\\"margin: 0px;\\"><em><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.</span></em></p>","location_name":"CN,Shanghai","street_address":"No. 669 Huanke Road, Pudong District","city":"Shanghai","state":"Shanghai","country":"China","country_code":"CN","postal_code":"201210","location_type":"LAT_LNG","latitude":31.22222,"longitude":121.45806,"additional_locations":[],"categories":[{"name":"Engineering"}],"tags1":["No"],"tags2":["CNY ¥386,400.00/Yr."],"tags3":["CNY ¥552,000.00/Yr."],"tags4":["Global Careers (External)"],"department":"","benefits":[],"employment_type":"FULL_TIME","qualifications":"<p style=\\"margin: 0px;\\"><em><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Benefits offered are described: </span></em><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><a href=\\"https://amd.jibeapply.com/benefits\\" target=\\"_blank\\" rel=\\"noopener\\">AMD benefits at a glance</a>.</span></p><p style=\\"margin: 0px;\\"> </p><p style=\\"margin: 0px;\\"><em><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.</span></em></p>","hiring_organization":"Advanced Micro Devices, Inc","hiring_organization_logo":"https://www.amd.com/content/dam/code/images/header/amd-header-logo.svg","responsibilities":"<p style=\\"text-align: center; line-height: 107%; margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\" align=\\"center\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong><u><span style=\\"line-height: 107%;\\">DCGPU Root Port IP DV Engineer</span></u></strong></span></p><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\"> </span></p><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong>THE ROLE:</strong></span></p><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong> </strong></span></p><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">We’re a group of passionate and innovative engineers, who are working on implement cutting edge interconnection technology into world leading x86 SoC solution, like Ryzen/Epyc/Radeon/Instinct family. As the whole industry is going through the Data Centric computing era, high throughout and low latency interconnection becomes more and more critical, this makes our team key to AMD’s future roadmap and success. </span></p><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\"> </span></p><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif; color: black;\\">AMD is looking for an experienced Design Verification Engineer willing to take on the challenge of becoming part of a world class team. In this role you will have an opportunity to participate in the world’s state-of-the-art technology execution, since what we are working on will be a part of AMD’s Data Center GPU development.</span></p><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\"> </span></p><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong>THE PERSON:</strong></span></p><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Be good at communication and teamwork, self-motivated and with good work ethics.</span></p><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\"> </span></p><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong>KEY RESPONSIBILITIES:</strong></span></p><ul style=\\"margin-top: 0in; margin-bottom: 0in;\\" type=\\"disc\\"><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">DCGPU Root IP test-bench maintenance and updating, to support new feature.</span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Long lead interconnection IP/Subsystem/Combo-Whacker level test-bench building, test-case debugging.</span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Long lead interconnection IP and PCIe IP validation support.</span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Verification environment efficiency improvement.</span></li></ul><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong> </strong></span></p><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong>PREFERRED EXPERIENCE:</strong></span></p><ul style=\\"margin-top: 0in; margin-bottom: 0in;\\" type=\\"disc\\"><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><span style=\\"line-height: 115%;\\">Deep understanding of PCIe (PCI-Express) protocol (especially Transaction </span><span style=\\"line-height: 115%;\\">layer</span><span style=\\"line-height: 115%;\\">) and experience on PCIe Design/Verification and Debug.</span></span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Good RTL coding with Verilog, test-bench coding with SystemVerilog.</span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Good knowledge of design verification methodology, familiar with UVM/OVM/VMM.</span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Good understanding of ASIC/SoC design and verification flow.</span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><span style=\\"line-height: 115%;\\">Good knowledge about c</span><span style=\\"line-height: 115%;\\">omputer</span><span style=\\"line-height: 115%;\\"> architecture and CPU/GPU micro-architecture, know ‘how’ the whole system works.</span></span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Have at least two kinds of following knowledge: CXL, AMBA AXI/AHB/APB, 802.3 Ethernet Protocol.</span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Have low power or power aware experience is a strong plus.</span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Be good at script language, such as Perl, Python, Ruby, C Shell, Makefile.</span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Be good at both speaking and written English.</span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Strong problem shooting capability and uncompromising delivery mindset.</span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Willingness of driving challenging tasks to closure. </span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Experience of collaboration with global team with different time zones and background. </span></li></ul><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\"> </span></p><p style=\\"background: white; margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong><span style=\\"color: black;\\">ACADEMIC CREDENTIALS:</span></strong></span></p><ul style=\\"margin-top: 0in; margin-bottom: 0in;\\" type=\\"disc\\"><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Preferred EE/CS of related MSEE with minimum 5 years, or BSEE with minimum 7 years of ASIC/SoC verification experience. </span></li></ul><p style=\\"line-height: 105%; margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 105%; font-family: arial, helvetica, sans-serif;\\"> </span></p><p style=\\"line-height: 105%; margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong><span style=\\"line-height: 105%;\\">LOCATION: <span style=\\"color: black;\\">Shanghai</span></span></strong></span></p><p> </p><p><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\"><span style=\\"margin: 0px; padding: 0px; color: #32363a;\\" data-ccp-props=\\"{"134233117":false,"134233118":false,"201341983":0,"335559738":0,"335559739":0,"335559740":240}\\">#LI-JG2 #LI-HYBRID</span></span></p>","posted_date":"2023-11-20T05:41:00+0000","apply_url":"https://global-external-amd.icims.com/jobs/37196/login","internal":false,"searchable":true,"active":true,"applyable":true,"li_easy_applyable":true,"ats_code":"icims","hiring_flow_name":"iCIMS ATS Hiring Flow","meta_data":{"openingjobs":{"openingJobId":"00006f013f1284f413060e62b7ebcba799b3"},"icims":{"revision_int":3,"uuid":"0544e3f7-70aa-466e-b8d7-c2b2e1651f9d","primary_posted_site_object":{"datePosted":"2023-11-20T05:41:00+0000","site":"global-external-amd","siteId":"ee6869a0-dcc6-4a8b-b7dd-e8c8665cd45a"},"date_updated":"2023-11-21T02:31:04Z","config_keys":null,"jps_is_public":true},"elasticsearch":{"es_created":false},"ats_job_hash":"957ba452ac4a6a38b37d2b7d7795e4b6","googlejobs":{"jobName":"projects/helpful-passage-853/tenants/cb22eb5b-7e00-0000-0000-007edad744d3/jobs/83708034779357894"},"import_id":"aeacbfce-03b5-48b4-994f-4e9dff9b9118","redirectOnApply":true,"questionservice":{"id":"29606600"},"import_source":"ImporterService","client_code":"amd"},"update_date":"2023-11-21T02:32:14+0000","create_date":"2023-11-20T05:42:02+0000"},"jobFormatted":{"categories":"Engineering","location":"Shanghai, China","title":"MTS Silicon Design Engineer","seo_title":["Engineering","Shanghai%2C+China","MTS+Silicon+Design+Engineer"],"description":"<strong class=\\"jdheading\\"></strong><br><br><p style=\\"margin: 0px;\\"><strong><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">WHAT YOU DO AT AMD CHANGES EVERYTHING</span></strong></p><p style=\\"margin: 0px;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences – the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our mission is the AMD culture. We push the limits of innovation to solve the world’s most important challenges. We strive for execution excellence while being direct, humble, collaborative, and inclusive of diverse perspectives. </span></p><p style=\\"margin: 0px;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">AMD together we advance_</span></p> <br><strong class=\\"jdheading\\"></strong><br><br><p style=\\"text-align: center; line-height: 107%; margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\" align=\\"center\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong><u><span style=\\"line-height: 107%;\\">DCGPU Root Port IP DV Engineer</span></u></strong></span></p><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\"> </span></p><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong>THE ROLE:</strong></span></p><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong> </strong></span></p><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">We’re a group of passionate and innovative engineers, who are working on implement cutting edge interconnection technology into world leading x86 SoC solution, like Ryzen/Epyc/Radeon/Instinct family. As the whole industry is going through the Data Centric computing era, high throughout and low latency interconnection becomes more and more critical, this makes our team key to AMD’s future roadmap and success. </span></p><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\"> </span></p><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif; color: black;\\">AMD is looking for an experienced Design Verification Engineer willing to take on the challenge of becoming part of a world class team. In this role you will have an opportunity to participate in the world’s state-of-the-art technology execution, since what we are working on will be a part of AMD’s Data Center GPU development.</span></p><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\"> </span></p><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong>THE PERSON:</strong></span></p><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Be good at communication and teamwork, self-motivated and with good work ethics.</span></p><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\"> </span></p><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong>KEY RESPONSIBILITIES:</strong></span></p><ul style=\\"margin-top: 0in; margin-bottom: 0in;\\" type=\\"disc\\"><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">DCGPU Root IP test-bench maintenance and updating, to support new feature.</span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Long lead interconnection IP/Subsystem/Combo-Whacker level test-bench building, test-case debugging.</span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Long lead interconnection IP and PCIe IP validation support.</span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Verification environment efficiency improvement.</span></li></ul><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong> </strong></span></p><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong>PREFERRED EXPERIENCE:</strong></span></p><ul style=\\"margin-top: 0in; margin-bottom: 0in;\\" type=\\"disc\\"><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><span style=\\"line-height: 115%;\\">Deep understanding of PCIe (PCI-Express) protocol (especially Transaction </span><span style=\\"line-height: 115%;\\">layer</span><span style=\\"line-height: 115%;\\">) and experience on PCIe Design/Verification and Debug.</span></span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Good RTL coding with Verilog, test-bench coding with SystemVerilog.</span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Good knowledge of design verification methodology, familiar with UVM/OVM/VMM.</span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Good understanding of ASIC/SoC design and verification flow.</span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><span style=\\"line-height: 115%;\\">Good knowledge about c</span><span style=\\"line-height: 115%;\\">omputer</span><span style=\\"line-height: 115%;\\"> architecture and CPU/GPU micro-architecture, know ‘how’ the whole system works.</span></span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Have at least two kinds of following knowledge: CXL, AMBA AXI/AHB/APB, 802.3 Ethernet Protocol.</span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Have low power or power aware experience is a strong plus.</span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Be good at script language, such as Perl, Python, Ruby, C Shell, Makefile.</span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Be good at both speaking and written English.</span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Strong problem shooting capability and uncompromising delivery mindset.</span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Willingness of driving challenging tasks to closure. </span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Experience of collaboration with global team with different time zones and background. </span></li></ul><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\"> </span></p><p style=\\"background: white; margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong><span style=\\"color: black;\\">ACADEMIC CREDENTIALS:</span></strong></span></p><ul style=\\"margin-top: 0in; margin-bottom: 0in;\\" type=\\"disc\\"><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Preferred EE/CS of related MSEE with minimum 5 years, or BSEE with minimum 7 years of ASIC/SoC verification experience. </span></li></ul><p style=\\"line-height: 105%; margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 105%; font-family: arial, helvetica, sans-serif;\\"> </span></p><p style=\\"line-height: 105%; margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong><span style=\\"line-height: 105%;\\">LOCATION: <span style=\\"color: black;\\">Shanghai</span></span></strong></span></p><p> </p><p><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\"><span style=\\"margin: 0px; padding: 0px; color: #32363a;\\" data-ccp-props=\\"{"134233117":false,"134233118":false,"201341983":0,"335559738":0,"335559739":0,"335559740":240}\\">#LI-JG2 #LI-HYBRID</span></span></p> <br><strong class=\\"jdheading\\"></strong><br><br><p style=\\"margin: 0px;\\"><em><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Benefits offered are described: </span></em><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><a href=\\"https://amd.jibeapply.com/benefits\\" target=\\"_blank\\" rel=\\"noopener\\">AMD benefits at a glance</a>.</span></p><p style=\\"margin: 0px;\\"> </p><p style=\\"margin: 0px;\\"><em><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.</span></em></p>","qualifications":"<p style=\\"margin: 0px;\\"><em><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Benefits offered are described: </span></em><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><a href=\\"https://amd.jibeapply.com/benefits\\" target=\\"_blank\\" rel=\\"noopener\\">AMD benefits at a glance</a>.</span></p><p style=\\"margin: 0px;\\"> </p><p style=\\"margin: 0px;\\"><em><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.</span></em></p>","responsibilities":"<p style=\\"text-align: center; line-height: 107%; margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\" align=\\"center\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong><u><span style=\\"line-height: 107%;\\">DCGPU Root Port IP DV Engineer</span></u></strong></span></p><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\"> </span></p><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong>THE ROLE:</strong></span></p><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong> </strong></span></p><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">We’re a group of passionate and innovative engineers, who are working on implement cutting edge interconnection technology into world leading x86 SoC solution, like Ryzen/Epyc/Radeon/Instinct family. As the whole industry is going through the Data Centric computing era, high throughout and low latency interconnection becomes more and more critical, this makes our team key to AMD’s future roadmap and success. </span></p><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\"> </span></p><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif; color: black;\\">AMD is looking for an experienced Design Verification Engineer willing to take on the challenge of becoming part of a world class team. In this role you will have an opportunity to participate in the world’s state-of-the-art technology execution, since what we are working on will be a part of AMD’s Data Center GPU development.</span></p><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\"> </span></p><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong>THE PERSON:</strong></span></p><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Be good at communication and teamwork, self-motivated and with good work ethics.</span></p><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\"> </span></p><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong>KEY RESPONSIBILITIES:</strong></span></p><ul style=\\"margin-top: 0in; margin-bottom: 0in;\\" type=\\"disc\\"><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">DCGPU Root IP test-bench maintenance and updating, to support new feature.</span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Long lead interconnection IP/Subsystem/Combo-Whacker level test-bench building, test-case debugging.</span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Long lead interconnection IP and PCIe IP validation support.</span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Verification environment efficiency improvement.</span></li></ul><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong> </strong></span></p><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong>PREFERRED EXPERIENCE:</strong></span></p><ul style=\\"margin-top: 0in; margin-bottom: 0in;\\" type=\\"disc\\"><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><span style=\\"line-height: 115%;\\">Deep understanding of PCIe (PCI-Express) protocol (especially Transaction </span><span style=\\"line-height: 115%;\\">layer</span><span style=\\"line-height: 115%;\\">) and experience on PCIe Design/Verification and Debug.</span></span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Good RTL coding with Verilog, test-bench coding with SystemVerilog.</span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Good knowledge of design verification methodology, familiar with UVM/OVM/VMM.</span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Good understanding of ASIC/SoC design and verification flow.</span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><span style=\\"line-height: 115%;\\">Good knowledge about c</span><span style=\\"line-height: 115%;\\">omputer</span><span style=\\"line-height: 115%;\\"> architecture and CPU/GPU micro-architecture, know ‘how’ the whole system works.</span></span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Have at least two kinds of following knowledge: CXL, AMBA AXI/AHB/APB, 802.3 Ethernet Protocol.</span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Have low power or power aware experience is a strong plus.</span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Be good at script language, such as Perl, Python, Ruby, C Shell, Makefile.</span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Be good at both speaking and written English.</span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Strong problem shooting capability and uncompromising delivery mindset.</span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Willingness of driving challenging tasks to closure. </span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Experience of collaboration with global team with different time zones and background. </span></li></ul><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\"> </span></p><p style=\\"background: white; margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong><span style=\\"color: black;\\">ACADEMIC CREDENTIALS:</span></strong></span></p><ul style=\\"margin-top: 0in; margin-bottom: 0in;\\" type=\\"disc\\"><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Preferred EE/CS of related MSEE with minimum 5 years, or BSEE with minimum 7 years of ASIC/SoC verification experience. </span></li></ul><p style=\\"line-height: 105%; margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 105%; font-family: arial, helvetica, sans-serif;\\"> </span></p><p style=\\"line-height: 105%; margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong><span style=\\"line-height: 105%;\\">LOCATION: <span style=\\"color: black;\\">Shanghai</span></span></strong></span></p><p> </p><p><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\"><span style=\\"margin: 0px; padding: 0px; color: #32363a;\\" data-ccp-props=\\"{"134233117":false,"134233118":false,"201341983":0,"335559738":0,"335559739":0,"335559740":240}\\">#LI-JG2 #LI-HYBRID</span></span></p>","clientName":"AMD | Careers Home","locations":"Shanghai, China"},"jdSettings":{"options":{"metadata":{"options":{"enabled":false,"data":[]},"categories":{"enabled":true},"locations":{"enabled":true},"req_id":{"enabled":true},"placement":"top"},"video":{"enabled":false,"placement":"above_description"},"displayFields":{"fieldOrder":["locations","categories","req_id","tags5","tags6"],"fields":[{"item":"req_id","token":"JOB_DESCRIPTION.REQ_ID","ariaLabel":"JOB_DESCRIPTION.REQ_ID_ARIA_LABEL"},{"item":"locations","token":"JOB_DESCRIPTION.LOCATION","ariaLabel":"JOB_DESCRIPTION.LOCATION_ARIA_LABEL","fieldType":"location"},{"item":"categories","token":"JOB_DESCRIPTION.CATEGORIES","ariaLabel":"JOB_DESCRIPTION.CATEGORIES_ARIA_LABEL","objectArrayKey":"name"},{"item":"tags6","token":"JOB_DESCRIPTION.TAGS6","ariaLabel":"JOB_DESCRIPTION.TAGS6_ARIA_LABEL"},{"item":"tags5","token":"JOB_DESCRIPTION.TAGS5","ariaLabel":"JOB_DESCRIPTION.TAGS5_ARIA_LABEL"}]}}},"sectionOrder":["description"],"getReferredEnabled":false,"addThisDisabled":true,"externalTrackifEnabled":false,"jibeTrackifEnabled":false,"brandName":"careers-home","globalSearchEnabled":false,"jobLangData":[],"referrals":{"enabled":false,"recruit":false},"seoMetaData":{"clientName":"AMD | Careers Home","data":{"slug":"37196","category":[" Engineering"],"full_location":"Shanghai, China","short_location":"Shanghai, China","language":"en-us","languages":["en-us"],"client_code":"amd","req_id":"37196","title":"MTS Silicon Design Engineer","description":"<strong class=\\"jdheading\\"></strong><br><br><p style=\\"margin: 0px;\\"><strong><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">WHAT YOU DO AT AMD CHANGES EVERYTHING</span></strong></p><p style=\\"margin: 0px;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences – the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our mission is the AMD culture. We push the limits of innovation to solve the world’s most important challenges. We strive for execution excellence while being direct, humble, collaborative, and inclusive of diverse perspectives. </span></p><p style=\\"margin: 0px;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">AMD together we advance_</span></p> <br><strong class=\\"jdheading\\"></strong><br><br><p style=\\"text-align: center; line-height: 107%; margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\" align=\\"center\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong><u><span style=\\"line-height: 107%;\\">DCGPU Root Port IP DV Engineer</span></u></strong></span></p><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\"> </span></p><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong>THE ROLE:</strong></span></p><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong> </strong></span></p><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">We’re a group of passionate and innovative engineers, who are working on implement cutting edge interconnection technology into world leading x86 SoC solution, like Ryzen/Epyc/Radeon/Instinct family. As the whole industry is going through the Data Centric computing era, high throughout and low latency interconnection becomes more and more critical, this makes our team key to AMD’s future roadmap and success. </span></p><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\"> </span></p><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif; color: black;\\">AMD is looking for an experienced Design Verification Engineer willing to take on the challenge of becoming part of a world class team. In this role you will have an opportunity to participate in the world’s state-of-the-art technology execution, since what we are working on will be a part of AMD’s Data Center GPU development.</span></p><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\"> </span></p><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong>THE PERSON:</strong></span></p><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Be good at communication and teamwork, self-motivated and with good work ethics.</span></p><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\"> </span></p><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong>KEY RESPONSIBILITIES:</strong></span></p><ul style=\\"margin-top: 0in; margin-bottom: 0in;\\" type=\\"disc\\"><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">DCGPU Root IP test-bench maintenance and updating, to support new feature.</span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Long lead interconnection IP/Subsystem/Combo-Whacker level test-bench building, test-case debugging.</span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Long lead interconnection IP and PCIe IP validation support.</span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Verification environment efficiency improvement.</span></li></ul><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong> </strong></span></p><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong>PREFERRED EXPERIENCE:</strong></span></p><ul style=\\"margin-top: 0in; margin-bottom: 0in;\\" type=\\"disc\\"><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><span style=\\"line-height: 115%;\\">Deep understanding of PCIe (PCI-Express) protocol (especially Transaction </span><span style=\\"line-height: 115%;\\">layer</span><span style=\\"line-height: 115%;\\">) and experience on PCIe Design/Verification and Debug.</span></span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Good RTL coding with Verilog, test-bench coding with SystemVerilog.</span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Good knowledge of design verification methodology, familiar with UVM/OVM/VMM.</span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Good understanding of ASIC/SoC design and verification flow.</span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><span style=\\"line-height: 115%;\\">Good knowledge about c</span><span style=\\"line-height: 115%;\\">omputer</span><span style=\\"line-height: 115%;\\"> architecture and CPU/GPU micro-architecture, know ‘how’ the whole system works.</span></span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Have at least two kinds of following knowledge: CXL, AMBA AXI/AHB/APB, 802.3 Ethernet Protocol.</span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Have low power or power aware experience is a strong plus.</span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Be good at script language, such as Perl, Python, Ruby, C Shell, Makefile.</span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Be good at both speaking and written English.</span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Strong problem shooting capability and uncompromising delivery mindset.</span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Willingness of driving challenging tasks to closure. </span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Experience of collaboration with global team with different time zones and background. </span></li></ul><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\"> </span></p><p style=\\"background: white; margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong><span style=\\"color: black;\\">ACADEMIC CREDENTIALS:</span></strong></span></p><ul style=\\"margin-top: 0in; margin-bottom: 0in;\\" type=\\"disc\\"><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Preferred EE/CS of related MSEE with minimum 5 years, or BSEE with minimum 7 years of ASIC/SoC verification experience. </span></li></ul><p style=\\"line-height: 105%; margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 105%; font-family: arial, helvetica, sans-serif;\\"> </span></p><p style=\\"line-height: 105%; margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong><span style=\\"line-height: 105%;\\">LOCATION: <span style=\\"color: black;\\">Shanghai</span></span></strong></span></p><p> </p><p><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\"><span style=\\"margin: 0px; padding: 0px; color: #32363a;\\" data-ccp-props=\\"{"134233117":false,"134233118":false,"201341983":0,"335559738":0,"335559739":0,"335559740":240}\\">#LI-JG2 #LI-HYBRID</span></span></p> <br><strong class=\\"jdheading\\"></strong><br><br><p style=\\"margin: 0px;\\"><em><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Benefits offered are described: </span></em><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><a href=\\"https://amd.jibeapply.com/benefits\\" target=\\"_blank\\" rel=\\"noopener\\">AMD benefits at a glance</a>.</span></p><p style=\\"margin: 0px;\\"> </p><p style=\\"margin: 0px;\\"><em><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.</span></em></p>","location_name":"CN,Shanghai","street_address":"No. 669 Huanke Road, Pudong District","city":"Shanghai","state":"Shanghai","country":"China","country_code":"CN","postal_code":"201210","location_type":"LAT_LNG","latitude":31.22222,"longitude":121.45806,"additional_locations":[],"categories":[{"name":"Engineering"}],"tags1":["No"],"tags2":["CNY ¥386,400.00/Yr."],"tags3":["CNY ¥552,000.00/Yr."],"tags4":["Global Careers (External)"],"department":"","benefits":[],"employment_type":"FULL_TIME","qualifications":"<p style=\\"margin: 0px;\\"><em><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Benefits offered are described: </span></em><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><a href=\\"https://amd.jibeapply.com/benefits\\" target=\\"_blank\\" rel=\\"noopener\\">AMD benefits at a glance</a>.</span></p><p style=\\"margin: 0px;\\"> </p><p style=\\"margin: 0px;\\"><em><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.</span></em></p>","hiring_organization":"Advanced Micro Devices, Inc","hiring_organization_logo":"https://www.amd.com/content/dam/code/images/header/amd-header-logo.svg","responsibilities":"<p style=\\"text-align: center; line-height: 107%; margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\" align=\\"center\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong><u><span style=\\"line-height: 107%;\\">DCGPU Root Port IP DV Engineer</span></u></strong></span></p><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\"> </span></p><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong>THE ROLE:</strong></span></p><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong> </strong></span></p><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">We’re a group of passionate and innovative engineers, who are working on implement cutting edge interconnection technology into world leading x86 SoC solution, like Ryzen/Epyc/Radeon/Instinct family. As the whole industry is going through the Data Centric computing era, high throughout and low latency interconnection becomes more and more critical, this makes our team key to AMD’s future roadmap and success. </span></p><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\"> </span></p><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif; color: black;\\">AMD is looking for an experienced Design Verification Engineer willing to take on the challenge of becoming part of a world class team. In this role you will have an opportunity to participate in the world’s state-of-the-art technology execution, since what we are working on will be a part of AMD’s Data Center GPU development.</span></p><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\"> </span></p><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong>THE PERSON:</strong></span></p><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Be good at communication and teamwork, self-motivated and with good work ethics.</span></p><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\"> </span></p><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong>KEY RESPONSIBILITIES:</strong></span></p><ul style=\\"margin-top: 0in; margin-bottom: 0in;\\" type=\\"disc\\"><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">DCGPU Root IP test-bench maintenance and updating, to support new feature.</span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Long lead interconnection IP/Subsystem/Combo-Whacker level test-bench building, test-case debugging.</span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Long lead interconnection IP and PCIe IP validation support.</span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Verification environment efficiency improvement.</span></li></ul><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong> </strong></span></p><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong>PREFERRED EXPERIENCE:</strong></span></p><ul style=\\"margin-top: 0in; margin-bottom: 0in;\\" type=\\"disc\\"><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><span style=\\"line-height: 115%;\\">Deep understanding of PCIe (PCI-Express) protocol (especially Transaction </span><span style=\\"line-height: 115%;\\">layer</span><span style=\\"line-height: 115%;\\">) and experience on PCIe Design/Verification and Debug.</span></span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Good RTL coding with Verilog, test-bench coding with SystemVerilog.</span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Good knowledge of design verification methodology, familiar with UVM/OVM/VMM.</span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Good understanding of ASIC/SoC design and verification flow.</span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><span style=\\"line-height: 115%;\\">Good knowledge about c</span><span style=\\"line-height: 115%;\\">omputer</span><span style=\\"line-height: 115%;\\"> architecture and CPU/GPU micro-architecture, know ‘how’ the whole system works.</span></span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Have at least two kinds of following knowledge: CXL, AMBA AXI/AHB/APB, 802.3 Ethernet Protocol.</span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Have low power or power aware experience is a strong plus.</span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Be good at script language, such as Perl, Python, Ruby, C Shell, Makefile.</span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Be good at both speaking and written English.</span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Strong problem shooting capability and uncompromising delivery mindset.</span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Willingness of driving challenging tasks to closure. </span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Experience of collaboration with global team with different time zones and background. </span></li></ul><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\"> </span></p><p style=\\"background: white; margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong><span style=\\"color: black;\\">ACADEMIC CREDENTIALS:</span></strong></span></p><ul style=\\"margin-top: 0in; margin-bottom: 0in;\\" type=\\"disc\\"><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Preferred EE/CS of related MSEE with minimum 5 years, or BSEE with minimum 7 years of ASIC/SoC verification experience. </span></li></ul><p style=\\"line-height: 105%; margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 105%; font-family: arial, helvetica, sans-serif;\\"> </span></p><p style=\\"line-height: 105%; margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong><span style=\\"line-height: 105%;\\">LOCATION: <span style=\\"color: black;\\">Shanghai</span></span></strong></span></p><p> </p><p><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\"><span style=\\"margin: 0px; padding: 0px; color: #32363a;\\" data-ccp-props=\\"{"134233117":false,"134233118":false,"201341983":0,"335559738":0,"335559739":0,"335559740":240}\\">#LI-JG2 #LI-HYBRID</span></span></p>","posted_date":"2023-11-20T05:41:00+0000","apply_url":"https://global-external-amd.icims.com/jobs/37196/login","internal":false,"searchable":true,"active":true,"applyable":true,"li_easy_applyable":true,"ats_code":"icims","hiring_flow_name":"iCIMS ATS Hiring Flow","meta_data":{"openingjobs":{"openingJobId":"00006f013f1284f413060e62b7ebcba799b3"},"icims":{"revision_int":3,"uuid":"0544e3f7-70aa-466e-b8d7-c2b2e1651f9d","primary_posted_site_object":{"datePosted":"2023-11-20T05:41:00+0000","site":"global-external-amd","siteId":"ee6869a0-dcc6-4a8b-b7dd-e8c8665cd45a"},"date_updated":"2023-11-21T02:31:04Z","config_keys":null,"jps_is_public":true},"elasticsearch":{"es_created":false},"ats_job_hash":"957ba452ac4a6a38b37d2b7d7795e4b6","googlejobs":{"jobName":"projects/helpful-passage-853/tenants/cb22eb5b-7e00-0000-0000-007edad744d3/jobs/83708034779357894"},"import_id":"aeacbfce-03b5-48b4-994f-4e9dff9b9118","redirectOnApply":true,"questionservice":{"id":"29606600"},"import_source":"ImporterService","client_code":"amd"},"update_date":"2023-11-21T02:32:14+0000","create_date":"2023-11-20T05:42:02+0000"},"formattedData":{"categories":"Engineering","location":"Shanghai, China","title":"MTS Silicon Design Engineer","seo_title":["Engineering","Shanghai%2C+China","MTS+Silicon+Design+Engineer"],"description":"<strong class=\\"jdheading\\"></strong><br><br><p style=\\"margin: 0px;\\"><strong><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">WHAT YOU DO AT AMD CHANGES EVERYTHING</span></strong></p><p style=\\"margin: 0px;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences – the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our mission is the AMD culture. We push the limits of innovation to solve the world’s most important challenges. We strive for execution excellence while being direct, humble, collaborative, and inclusive of diverse perspectives. </span></p><p style=\\"margin: 0px;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">AMD together we advance_</span></p> <br><strong class=\\"jdheading\\"></strong><br><br><p style=\\"text-align: center; line-height: 107%; margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\" align=\\"center\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong><u><span style=\\"line-height: 107%;\\">DCGPU Root Port IP DV Engineer</span></u></strong></span></p><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\"> </span></p><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong>THE ROLE:</strong></span></p><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong> </strong></span></p><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">We’re a group of passionate and innovative engineers, who are working on implement cutting edge interconnection technology into world leading x86 SoC solution, like Ryzen/Epyc/Radeon/Instinct family. As the whole industry is going through the Data Centric computing era, high throughout and low latency interconnection becomes more and more critical, this makes our team key to AMD’s future roadmap and success. </span></p><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\"> </span></p><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif; color: black;\\">AMD is looking for an experienced Design Verification Engineer willing to take on the challenge of becoming part of a world class team. In this role you will have an opportunity to participate in the world’s state-of-the-art technology execution, since what we are working on will be a part of AMD’s Data Center GPU development.</span></p><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\"> </span></p><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong>THE PERSON:</strong></span></p><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Be good at communication and teamwork, self-motivated and with good work ethics.</span></p><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\"> </span></p><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong>KEY RESPONSIBILITIES:</strong></span></p><ul style=\\"margin-top: 0in; margin-bottom: 0in;\\" type=\\"disc\\"><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">DCGPU Root IP test-bench maintenance and updating, to support new feature.</span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Long lead interconnection IP/Subsystem/Combo-Whacker level test-bench building, test-case debugging.</span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Long lead interconnection IP and PCIe IP validation support.</span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Verification environment efficiency improvement.</span></li></ul><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong> </strong></span></p><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong>PREFERRED EXPERIENCE:</strong></span></p><ul style=\\"margin-top: 0in; margin-bottom: 0in;\\" type=\\"disc\\"><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><span style=\\"line-height: 115%;\\">Deep understanding of PCIe (PCI-Express) protocol (especially Transaction </span><span style=\\"line-height: 115%;\\">layer</span><span style=\\"line-height: 115%;\\">) and experience on PCIe Design/Verification and Debug.</span></span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Good RTL coding with Verilog, test-bench coding with SystemVerilog.</span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Good knowledge of design verification methodology, familiar with UVM/OVM/VMM.</span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Good understanding of ASIC/SoC design and verification flow.</span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><span style=\\"line-height: 115%;\\">Good knowledge about c</span><span style=\\"line-height: 115%;\\">omputer</span><span style=\\"line-height: 115%;\\"> architecture and CPU/GPU micro-architecture, know ‘how’ the whole system works.</span></span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Have at least two kinds of following knowledge: CXL, AMBA AXI/AHB/APB, 802.3 Ethernet Protocol.</span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Have low power or power aware experience is a strong plus.</span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Be good at script language, such as Perl, Python, Ruby, C Shell, Makefile.</span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Be good at both speaking and written English.</span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Strong problem shooting capability and uncompromising delivery mindset.</span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Willingness of driving challenging tasks to closure. </span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Experience of collaboration with global team with different time zones and background. </span></li></ul><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\"> </span></p><p style=\\"background: white; margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong><span style=\\"color: black;\\">ACADEMIC CREDENTIALS:</span></strong></span></p><ul style=\\"margin-top: 0in; margin-bottom: 0in;\\" type=\\"disc\\"><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Preferred EE/CS of related MSEE with minimum 5 years, or BSEE with minimum 7 years of ASIC/SoC verification experience. </span></li></ul><p style=\\"line-height: 105%; margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 105%; font-family: arial, helvetica, sans-serif;\\"> </span></p><p style=\\"line-height: 105%; margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong><span style=\\"line-height: 105%;\\">LOCATION: <span style=\\"color: black;\\">Shanghai</span></span></strong></span></p><p> </p><p><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\"><span style=\\"margin: 0px; padding: 0px; color: #32363a;\\" data-ccp-props=\\"{"134233117":false,"134233118":false,"201341983":0,"335559738":0,"335559739":0,"335559740":240}\\">#LI-JG2 #LI-HYBRID</span></span></p> <br><strong class=\\"jdheading\\"></strong><br><br><p style=\\"margin: 0px;\\"><em><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Benefits offered are described: </span></em><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><a href=\\"https://amd.jibeapply.com/benefits\\" target=\\"_blank\\" rel=\\"noopener\\">AMD benefits at a glance</a>.</span></p><p style=\\"margin: 0px;\\"> </p><p style=\\"margin: 0px;\\"><em><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.</span></em></p>","qualifications":"<p style=\\"margin: 0px;\\"><em><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Benefits offered are described: </span></em><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><a href=\\"https://amd.jibeapply.com/benefits\\" target=\\"_blank\\" rel=\\"noopener\\">AMD benefits at a glance</a>.</span></p><p style=\\"margin: 0px;\\"> </p><p style=\\"margin: 0px;\\"><em><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.</span></em></p>","responsibilities":"<p style=\\"text-align: center; line-height: 107%; margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\" align=\\"center\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong><u><span style=\\"line-height: 107%;\\">DCGPU Root Port IP DV Engineer</span></u></strong></span></p><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\"> </span></p><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong>THE ROLE:</strong></span></p><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong> </strong></span></p><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">We’re a group of passionate and innovative engineers, who are working on implement cutting edge interconnection technology into world leading x86 SoC solution, like Ryzen/Epyc/Radeon/Instinct family. As the whole industry is going through the Data Centric computing era, high throughout and low latency interconnection becomes more and more critical, this makes our team key to AMD’s future roadmap and success. </span></p><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\"> </span></p><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif; color: black;\\">AMD is looking for an experienced Design Verification Engineer willing to take on the challenge of becoming part of a world class team. In this role you will have an opportunity to participate in the world’s state-of-the-art technology execution, since what we are working on will be a part of AMD’s Data Center GPU development.</span></p><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\"> </span></p><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong>THE PERSON:</strong></span></p><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Be good at communication and teamwork, self-motivated and with good work ethics.</span></p><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\"> </span></p><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong>KEY RESPONSIBILITIES:</strong></span></p><ul style=\\"margin-top: 0in; margin-bottom: 0in;\\" type=\\"disc\\"><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">DCGPU Root IP test-bench maintenance and updating, to support new feature.</span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Long lead interconnection IP/Subsystem/Combo-Whacker level test-bench building, test-case debugging.</span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Long lead interconnection IP and PCIe IP validation support.</span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Verification environment efficiency improvement.</span></li></ul><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong> </strong></span></p><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong>PREFERRED EXPERIENCE:</strong></span></p><ul style=\\"margin-top: 0in; margin-bottom: 0in;\\" type=\\"disc\\"><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><span style=\\"line-height: 115%;\\">Deep understanding of PCIe (PCI-Express) protocol (especially Transaction </span><span style=\\"line-height: 115%;\\">layer</span><span style=\\"line-height: 115%;\\">) and experience on PCIe Design/Verification and Debug.</span></span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Good RTL coding with Verilog, test-bench coding with SystemVerilog.</span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Good knowledge of design verification methodology, familiar with UVM/OVM/VMM.</span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Good understanding of ASIC/SoC design and verification flow.</span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><span style=\\"line-height: 115%;\\">Good knowledge about c</span><span style=\\"line-height: 115%;\\">omputer</span><span style=\\"line-height: 115%;\\"> architecture and CPU/GPU micro-architecture, know ‘how’ the whole system works.</span></span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Have at least two kinds of following knowledge: CXL, AMBA AXI/AHB/APB, 802.3 Ethernet Protocol.</span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Have low power or power aware experience is a strong plus.</span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Be good at script language, such as Perl, Python, Ruby, C Shell, Makefile.</span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Be good at both speaking and written English.</span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Strong problem shooting capability and uncompromising delivery mindset.</span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Willingness of driving challenging tasks to closure. </span></li><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Experience of collaboration with global team with different time zones and background. </span></li></ul><p style=\\"margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\"> </span></p><p style=\\"background: white; margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong><span style=\\"color: black;\\">ACADEMIC CREDENTIALS:</span></strong></span></p><ul style=\\"margin-top: 0in; margin-bottom: 0in;\\" type=\\"disc\\"><li style=\\"line-height: 115%; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 115%; font-family: arial, helvetica, sans-serif;\\">Preferred EE/CS of related MSEE with minimum 5 years, or BSEE with minimum 7 years of ASIC/SoC verification experience. </span></li></ul><p style=\\"line-height: 105%; margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-size: 12pt; line-height: 105%; font-family: arial, helvetica, sans-serif;\\"> </span></p><p style=\\"line-height: 105%; margin: 0in; font-size: 12pt; font-family: Cambria, serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong><span style=\\"line-height: 105%;\\">LOCATION: <span style=\\"color: black;\\">Shanghai</span></span></strong></span></p><p> </p><p><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\"><span style=\\"margin: 0px; padding: 0px; color: #32363a;\\" data-ccp-props=\\"{"134233117":false,"134233118":false,"201341983":0,"335559738":0,"335559739":0,"335559740":240}\\">#LI-JG2 #LI-HYBRID</span></span></p>","clientName":"AMD | Careers Home","locations":"Shanghai, China"}},"isNoIndex":false,"preloginConfiguration":null,"contextSettings":{"contextDefinitions":[{"name":"careers-home","displayName":"AMD | Careers Home","metadata":{"title":"Career Opportunities | AMD Careers","description":"AMD offers the opportunity to learn and build careers. Search for Opportunities to Apply Now."}},{"name":"benefits","displayName":"AMD | Benefits","metadata":{"title":"Employee Benefits and Perks | AMD Careers","description":"By offering market competitive, inclusive benefits & perks that AMDers value most, AMD enables an environment where we can all do our best work. Learn More."}},{"name":"students","displayName":"AMD | Students","metadata":{"title":"Student Jobs | Internship & Co-op opportunities | AMD Careers","description":"AMD offers the opportunity to learn and build careers for students. Search for Internships & Co-op Opportunities to Apply Now."}},{"name":"events","displayName":"AMD","metadata":{"title":"Student Jobs | Internship & Co-op opportunities | AMD Careers","description":"AMD offers the opportunity to learn and build careers for students. Search for Internships & Co-op Opportunities to Apply Now."}},{"redirectToForm":false,"successCTAButtonEnabled":false,"name":"talent-network","displayName":"AMD Talent Community","urlPath":"/talent-network","overrides":{"talentcommunity.integration.v2":{"enabled":true,"questionSet":{"en-US":2139042}}},"createdAt":"2022-08-31T10:28:28+0000","creatorId":138758503,"creatorName":"rick.sheffield@amd.com","updatedAt":"2022-11-02T09:58:53+0000"},{"redirectToForm":false,"successCTAButtonEnabled":false,"name":"student-talent-network","displayName":"AMD Student Talent Community","metadata":{"title":"Student Talent Community | AMD Careers","description":"Join our AMD Student Talent Community. Create a profile with your information in our system so that our recruiters can match you with new opportunities."},"urlPath":"/student-talent-network","overrides":{"talentcommunity.integration.v2":{"enabled":true,"questionSet":{"en-US":2155368}}},"createdAt":"2022-11-02T09:57:12+0000","creatorId":138758432,"creatorName":"Doreen.Dockweiler@amd.com","updatedAt":"2022-11-08T16:30:28+0000"},{"displayName":"University Programs - Dublin ","displayFormDetails":false,"overrides":{"talentcommunity.integration.v2":{"enabled":true,"questionSet":{"en-US":2155368}}},"eventDetailsConfig":{"showDateTime":false,"showDirections":false,"showVenueName":false,"showVenueAddress":false,"showEventCategory":false,"showDescription":false},"creatorId":141724339,"creatorName":"romigiddi3768","createdAt":"2023-06-08T10:26:27+0000","updatedAt":"2023-06-08T10:26:27+0000","name":"event-3714","urlPath":"/event-3714","isEvent":"true"}],"defaultContext":"careers-home","currentContext":"careers-home","redirectWithSources":true,"currentClient":"amd"},"similarJobsEnabled":false,"login":{},"inhouseAlertsEnabled":true}; </script>\n<script> window.jobDescriptionTemplates = {\n sectionTop: "<!-- FOR BRANDING ELEMENTS TO BE PLACED ABOVE JOB DESCRIPTION BODY -->",\n sectionBottom: "<!-- FOR BRANDING ELEMENTS TO BE PLACED BELOW JOB DESCRIPTION BODY -->",\n additionalButton: "<!-- additional button on JD page -->",\n getReferred: "<a href=\\"undefined\\" class=\\"get-referred cta-button\\">\\n <span class=\\"fa fa-users\\" aria-hidden=\\"true\\"></span>\\n Get Referred\\n</a>",\n rightRailMedia: "",\n};\n</script>\n\n <script src="https://app.jibecdn.com/prod/descriptions/1.1.45/polyfills-es5.js" nomodule=""></script>\n <script src="https://app.jibecdn.com/prod/descriptions/1.1.45/polyfills.js"></script>\n <script src="https://app.jibecdn.com/prod/descriptions/1.1.45/scripts.js"></script>\n <script src="https://app.jibecdn.com/prod/descriptions/1.1.45/main.js"></script>\n\n\n\n <script src="https://app.jibecdn.com/prod/social-share/0.0.34/runtime.js"></script>\n <script src="https://app.jibecdn.com/prod/social-share/0.0.34/polyfills.js"></script>\n <script src="https://app.jibecdn.com/prod/social-share/0.0.34/polyfills-es5.js" nomodule=""></script>\n <script src="https://app.jibecdn.com/prod/social-share/0.0.34/vendor.js"></script>\n <script src="https://app.jibecdn.com/prod/social-share/0.0.34/main.js"></script>\n\n\n\n\n\n\n<script>window['_jobchat_host']='https://app.textrecruit.com';window['_jobchat_cloud_environment']='aws-prd';window['_jobchat_account']='62ec562519ce1e45f49eafe3';window['_jobchat_namespace']='JC';(function(w,d,namespace,s,u){varo=d.createElement(s);o.async=1;o.src=_jobchat_host+'/js/jobchat.js';vary=d.getElementsByTagName(s)[0];y.parentNode.insertBefore(o,y);})(window,document,window['_jc_namespace'],'script','user');</script>\n\n<script data-cookieconsent="statistics">\n
\n
/**
\n
\n
@description: send an arbitrary payload to the server-side for later consumption.
\n
@param {Object} payload - a json payload that contains arbitrary data
\n
@param {String} payload.event_name - the unique name to associate with the event
\n
@param {String} payload.slug - the job id to associate with the event
\n
@param {String} payload.language - the locale to associate with the event\n */\n function sendEvent(payload) {\n// validation check\nif (!(payload || payload.event_name)) {\n console.error('insufficient data for meaningful response.');\n return;\n}
\n
\n
else {\n\n // send ajax request to backend for consumption\n $.ajax({\n method: 'POST',\n url: '/api/impression',\n data: payload,\n success: function (res) {\n // console.log('successful ajax call with response: ', res);\n }\n });\n}\n
AMD does not require or seek to collect a fee or payment from candidates in the application or interview process. We do not conduct interviews by text messaging. Nor does AMD require copies of IDs, passports, or other identification as a part of the interview process. If you have experienced these requests, this is a scam, and you may wish to consider making a report to ReportFraud.ftc.gov or IC3.gov. We encourage job seekers interested in AMD roles to apply on the amd.com Careers page.
For AMD employees looking to refer someone or search for new opportunities, please use the Internal Career Site.
We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences – the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our mission is the AMD culture. We push the limits of innovation to solve the world’s most important challenges. We strive for execution excellence while being direct, humble, collaborative, and inclusive of diverse perspectives.
AMD together we advance_
DCGPU Root Port IP DV Engineer
THE ROLE:
We’re a group of passionate and innovative engineers, who are working on implement cutting edge interconnection technology into world leading x86 SoC solution, like Ryzen/Epyc/Radeon/Instinct family. As the whole industry is going through the Data Centric computing era, high throughout and low latency interconnection becomes more and more critical, this makes our team key to AMD’s future roadmap and success.
AMD is looking for an experienced Design Verification Engineer willing to take on the challenge of becoming part of a world class team. In this role you will have an opportunity to participate in the world’s state-of-the-art technology execution, since what we are working on will be a part of AMD’s Data Center GPU development.
THE PERSON:
Be good at communication and teamwork, self-motivated and with good work ethics.
KEY RESPONSIBILITIES:
DCGPU Root IP test-bench maintenance and updating, to support new feature.
Long lead interconnection IP/Subsystem/Combo-Whacker level test-bench building, test-case debugging.
Long lead interconnection IP and PCIe IP validation support.
Verification environment efficiency improvement.
PREFERRED EXPERIENCE:
Deep understanding of PCIe (PCI-Express) protocol (especially Transaction layer) and experience on PCIe Design/Verification and Debug.
Good RTL coding with Verilog, test-bench coding with SystemVerilog.
Good knowledge of design verification methodology, familiar with UVM/OVM/VMM.
Good understanding of ASIC/SoC design and verification flow.
Good knowledge about computer architecture and CPU/GPU micro-architecture, know ‘how’ the whole system works.
Have at least two kinds of following knowledge: CXL, AMBA AXI/AHB/APB, 802.3 Ethernet Protocol.
Have low power or power aware experience is a strong plus.
Be good at script language, such as Perl, Python, Ruby, C Shell, Makefile.
Be good at both speaking and written English.
Strong problem shooting capability and uncompromising delivery mindset.
Willingness of driving challenging tasks to closure.
Experience of collaboration with global team with different time zones and background.
ACADEMIC CREDENTIALS:
Preferred EE/CS of related MSEE with minimum 5 years, or BSEE with minimum 7 years of ASIC/SoC verification experience.
AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.