AMD does not require or seek to collect a fee or payment from candidates in the application or interview process. We do not conduct interviews by text messaging. Nor does AMD require copies of IDs, passports, or other identification as a part of the interview process. If you have experienced these requests, this is a scam, and you may wish to consider making a report to or We encourage job seekers interested in AMD roles to apply on the Careers page.

For AMD employees looking to refer someone or search for new opportunities, please use the Internal Career Site.

DFT Lead (MTS)



Job Description


We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences – the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our mission is the AMD culture. We push the limits of innovation to solve the world’s most important challenges. We strive for execution excellence while being direct, humble, collaborative, and inclusive of diverse perspectives. 

AMD together we advance_


We are looking for an adaptive, self-motivated DFT engineer to join our growing team. As a key contributor, you will be part of a leading team to drive and improve AMD's abilities to deliver the highest quality, industry-leading technologies to market. The NBIO DFx team furthers and encourages continuous technical innovation to showcase successes as well as facilitate continuous career development.


Will have a passion for modern, complex processor architecture, digital design, and verification in general. You are a team player who has excellent communication skills and experience collaborating with other engineers located in different sites/time zones. You have strong analytical and problem-solving skills and are willing to learn and ready to take on problems. 



  • Team lead for Scan/ATPG and DFT verification engineers
  • Work with designers to increase test coverage, debug observability & flexibility and test cost reduction analysis
  • Verify post-PD designs meet DFT requirements
  • Prepare DFT related timing constraints and work with FEINT/PD team for timing closure
  • Provide technical support to SoC and Post-Si teams to ensure successful bring up and enhance yield learning
  • Participate in NBIO DFx team building and coach junior engineers.




  • Understanding of Design for Test methodologies and DFT experience (e.g. JTAG 1149.x, IEEE 1500, IEEE 1687 iJTAG, Scan, ATPG, Memory BIST, PRBS, IO Loopback, etc.) 
  • Familiar with DFT flow and EDA tools, including DFT Compiler, Synopsys Tmax or Mentor Testkompress/Tessent, etc.
  • Experienced with Verilog, System Verilog, C, and C++
  • Experience with VCS simulation tool, Perl/Shell scripting, and Verilog RTL design
  • Debug test failures to determine the root cause; work with design engineers to resolve design defects and correct any test issues
  • Good communication skills
  • Good script skills including perl, tcl, python, etc.
  • Experience with ATE (Automatic Test Equipment) - ATE test pattern & test flow development, debug, test and characterization



  • Bachelor’s or master’s degree in related discipline preferred



Benefits offered are described:  AMD benefits at a glance.


AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law.   We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.