Find your next tech job in Kanata North, Canada’s largest technology park. Then explore endless international opportunities and dream about where your career will take you. With the Country’s largest density of technology companies ranging from promising startups to leading global giants, Kanata North is the place to be if you are serious about a career in tech.
AMD does not require or seek to collect a fee or payment from candidates in the application or interview process. We do not conduct interviews by text messaging. Nor does AMD require copies of IDs, passports, or other identification as a part of the interview process. If you have experienced these requests, this is a scam, and you may wish to consider making a report to ReportFraud.ftc.gov or IC3.gov. We encourage job seekers interested in AMD roles to apply on the amd.com Careers page.
\n\n
For AMD employees looking to refer someone or search for new opportunities, please use the Internal Career Site.
We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences – the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our mission is the AMD culture. We push the limits of innovation to solve the world’s most important challenges. We strive for execution excellence while being direct, humble, collaborative, and inclusive of diverse perspectives.
\n
AMD together we advance_
MTS – DESIGN FOR TEST (DFT) ENGINEER
\n
THE ROLE: We are looking for an adaptive, self-motivated DFT engineer to join our growing team. As a key contributor, you will be part of a leading team to drive and improve AMD's abilities to deliver the highest quality, industry-leading technologies to market. The NBIO DFx team furthers and encourages continuous technical innovation to showcase successes as well as facilitate continuous career development.
\n
\n
THE PERSON: Will have a passion for modern, complex processor architecture, digital design, and verification in general. You are a team player who has excellent communication skills and experience collaborating with other engineers located in different sites/time zones. You have strong analytical and problem-solving skills and are willing to learn and ready to take on problems.
\n
\n
KEY RESPONSIBILITIES:
\n
\n
Team lead for Scan/ATPG and DFT verification engineers
\n
Work with designers to increase test coverage, debug observability & flexibility and test cost reduction analysis
\n
Verify post-PD designs meet DFT requirements
\n
Prepare DFT related timing constraints and work with FEINT/PD team for timing closure
\n
Provide technical support to SoC and Post-Si teams to ensure successful bring up and enhance yield learning
\n
Participate in NBIO DFx team building and coach junior engineers.
\n
\n
\n
\n
PREFERRED EXPERIENCE:
\n
\n
Understanding of Design for Test methodologies and DFT experience (e.g. JTAG 1149.x, IEEE 1500, IEEE 1687 iJTAG, Scan, ATPG, Memory BIST, PRBS, IO Loopback, etc.)
\n
Familiar with DFT flow and EDA tools, including DFT Compiler, Synopsys Tmax or Mentor Testkompress/Tessent, etc.
\n
Experienced with Verilog, System Verilog, C, and C++
\n
Experience with VCS simulation tool, Perl/Shell scripting, and Verilog RTL design
\n
Debug test failures to determine the root cause; work with design engineers to resolve design defects and correct any test issues
\n
Good communication skills
\n
Good script skills including perl, tcl, python, etc.
\n
Experience with ATE (Automatic Test Equipment) - ATE test pattern & test flow development, debug, test and characterization
\n
\n
\n
ACADEMIC CREDENTIALS:
\n
Bachelor’s or master’s degree in related discipline preferred
AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.
\n
\n\n
\n\n
\n
\n\n \n\n \n\n \n \n\n \n
<!-- FOR BRANDING SPECIFIC TRACKING SCRIPTS -->\n\n\n\n\n <footer class="footer defaults">\n
<script> window.jobDescriptionConfig = {"socialShare":true,"job":{"slug":"37147","category":[" Engineering"],"full_location":"Bangalore, India","short_location":"Bangalore, India","language":"en-us","languages":["en-us"],"client_code":"amd","req_id":"37147","title":"DFT Lead (MTS)","description":"<strong class=\\"jdheading\\"></strong><br><br><p style=\\"margin: 0px;\\"><strong><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">WHAT YOU DO AT AMD CHANGES EVERYTHING</span></strong></p>\\r\\n<p style=\\"margin: 0px;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences – the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our mission is the AMD culture. We push the limits of innovation to solve the world’s most important challenges. We strive for execution excellence while being direct, humble, collaborative, and inclusive of diverse perspectives. </span></p>\\r\\n<p style=\\"margin: 0px;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">AMD together we advance_</span></p> <br><strong class=\\"jdheading\\"></strong><br><br><p style=\\"margin: 0in 0in 12pt; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong><span style=\\"color: #32363a;\\">MTS – DESIGN FOR TEST (DFT) ENGINEER</span></strong></span></p><p style=\\"margin: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong>THE ROLE: </strong><br />We are looking for an adaptive, self-motivated DFT engineer to join our growing team. As a key contributor, you will be part of a leading team to drive and improve AMD's abilities to deliver the highest quality, industry-leading technologies to market. The NBIO DFx team furthers and encourages continuous technical innovation to showcase successes as well as facilitate continuous career development.</span></p><p style=\\"margin: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\"> </span></p><p style=\\"margin: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong>THE PERSON: </strong><br />Will have a passion for modern, complex processor architecture, digital design, and verification in general. You are a team player who has excellent communication skills and experience collaborating with other engineers located in different sites/time zones. You have strong analytical and problem-solving skills and are willing to learn and ready to take on problems. </span></p><p style=\\"margin: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\"> </span></p><p style=\\"margin: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong>KEY RESPONSIBILITIES:</strong></span></p><ul style=\\"margin-top: 0in; margin-bottom: 0in;\\" type=\\"disc\\"><li style=\\"margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Team lead for Scan/ATPG and DFT verification engineers </span></li><li style=\\"color: #202124; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><span style=\\"background: white;\\">Work with designers to increase test coverage, debug observability & flexibility </span><span style=\\"color: windowtext;\\">and test cost reduction analysis</span></span></li><li style=\\"color: #202124; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif; background: white;\\">Verify post-PD designs meet DFT requirements</span></li><li style=\\"color: #333333; background: white; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Prepare DFT related timing constraints and work with FEINT/PD team for timing closure</span></li><li style=\\"margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Provide technical support to SoC and Post-Si teams to ensure successful bring up and enhance yield learning</span></li><li style=\\"color: #333333; background: white; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Participate in NBIO DFx team building and coach junior engineers.</span></li></ul><p> </p><p> </p><p style=\\"margin: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong>PREFERRED EXPERIENCE: </strong></span></p><ul style=\\"margin-top: 0in; margin-bottom: 0in;\\" type=\\"disc\\"><li style=\\"margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Understanding of Design for Test methodologies and DFT experience (e.g. JTAG 1149.x, IEEE 1500, IEEE 1687 iJTAG, Scan, ATPG, Memory BIST, PRBS, IO Loopback, etc.) </span></li><li style=\\"color: #333333; background: white; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Familiar with DFT flow and EDA tools, including DFT Compiler, Synopsys Tmax or Mentor Testkompress/Tessent, etc.</span></li><li style=\\"margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Experienced with Verilog, System Verilog, C, and C++</span></li><li style=\\"margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Experience with VCS simulation tool, Perl/Shell scripting, and Verilog RTL design</span></li><li style=\\"margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Debug test failures to determine the root cause; work with design engineers to resolve design defects and correct any test issues</span></li><li style=\\"color: #333333; background: white; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Good communication skills</span></li><li style=\\"color: #333333; background: white; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Good script skills including perl, tcl, python, etc.</span></li><li style=\\"margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Experience with ATE (Automatic Test Equipment) - ATE test pattern & test flow development, debug, test and characterization</span></li></ul><p style=\\"margin: 0in 0in 0in 0.5in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\"> </span></p><p style=\\"margin: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong>ACADEMIC CREDENTIALS: </strong></span></p><ul style=\\"margin-top: 0in; margin-bottom: 0in;\\" type=\\"disc\\"><li style=\\"margin-bottom: 8pt; line-height: 105%; margin-top: 0in; margin-right: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; line-height: 105%; font-family: arial, helvetica, sans-serif;\\">Bachelor’s or master’s degree in related discipline preferred</span></li></ul><p> </p><p><span style=\\"font-size: 12pt; line-height: 105%; font-family: arial, helvetica, sans-serif;\\">#L1-PM2 </span></p> <br><strong class=\\"jdheading\\"></strong><br><br><p style=\\"margin: 0px;\\"><em><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Benefits offered are described: </span></em><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><a href=\\"https://amd.jibeapply.com/benefits\\" target=\\"_blank\\" rel=\\"noopener\\">AMD benefits at a glance</a>.</span></p><p style=\\"margin: 0px;\\"> </p><p style=\\"margin: 0px;\\"><em><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.</span></em></p>","location_name":"IN,Bangalore","street_address":"#102-103, Export Promotion Industrial Park","city":"Bangalore","state":"Karnataka","country":"India","country_code":"IN","postal_code":"560066","location_type":"LAT_LNG","latitude":12.9716,"longitude":77.7473,"additional_locations":[],"categories":[{"name":"Engineering"}],"tags1":["No"],"tags2":["INR ₹2,772,000.00/Yr."],"tags3":["INR ₹3,960,000.00/Yr."],"tags4":["Campus Global"],"department":"","benefits":[],"employment_type":"FULL_TIME","qualifications":"<p style=\\"margin: 0px;\\"><em><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Benefits offered are described: </span></em><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><a href=\\"https://amd.jibeapply.com/benefits\\" target=\\"_blank\\" rel=\\"noopener\\">AMD benefits at a glance</a>.</span></p><p style=\\"margin: 0px;\\"> </p><p style=\\"margin: 0px;\\"><em><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.</span></em></p>","hiring_organization":"Advanced Micro Devices, Inc","hiring_organization_logo":"https://www.amd.com/content/dam/code/images/header/amd-header-logo.svg","responsibilities":"<p style=\\"margin: 0in 0in 12pt; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong><span style=\\"color: #32363a;\\">MTS – DESIGN FOR TEST (DFT) ENGINEER</span></strong></span></p><p style=\\"margin: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong>THE ROLE: </strong><br />We are looking for an adaptive, self-motivated DFT engineer to join our growing team. As a key contributor, you will be part of a leading team to drive and improve AMD's abilities to deliver the highest quality, industry-leading technologies to market. The NBIO DFx team furthers and encourages continuous technical innovation to showcase successes as well as facilitate continuous career development.</span></p><p style=\\"margin: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\"> </span></p><p style=\\"margin: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong>THE PERSON: </strong><br />Will have a passion for modern, complex processor architecture, digital design, and verification in general. You are a team player who has excellent communication skills and experience collaborating with other engineers located in different sites/time zones. You have strong analytical and problem-solving skills and are willing to learn and ready to take on problems. </span></p><p style=\\"margin: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\"> </span></p><p style=\\"margin: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong>KEY RESPONSIBILITIES:</strong></span></p><ul style=\\"margin-top: 0in; margin-bottom: 0in;\\" type=\\"disc\\"><li style=\\"margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Team lead for Scan/ATPG and DFT verification engineers </span></li><li style=\\"color: #202124; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><span style=\\"background: white;\\">Work with designers to increase test coverage, debug observability & flexibility </span><span style=\\"color: windowtext;\\">and test cost reduction analysis</span></span></li><li style=\\"color: #202124; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif; background: white;\\">Verify post-PD designs meet DFT requirements</span></li><li style=\\"color: #333333; background: white; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Prepare DFT related timing constraints and work with FEINT/PD team for timing closure</span></li><li style=\\"margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Provide technical support to SoC and Post-Si teams to ensure successful bring up and enhance yield learning</span></li><li style=\\"color: #333333; background: white; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Participate in NBIO DFx team building and coach junior engineers.</span></li></ul><p> </p><p> </p><p style=\\"margin: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong>PREFERRED EXPERIENCE: </strong></span></p><ul style=\\"margin-top: 0in; margin-bottom: 0in;\\" type=\\"disc\\"><li style=\\"margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Understanding of Design for Test methodologies and DFT experience (e.g. JTAG 1149.x, IEEE 1500, IEEE 1687 iJTAG, Scan, ATPG, Memory BIST, PRBS, IO Loopback, etc.) </span></li><li style=\\"color: #333333; background: white; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Familiar with DFT flow and EDA tools, including DFT Compiler, Synopsys Tmax or Mentor Testkompress/Tessent, etc.</span></li><li style=\\"margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Experienced with Verilog, System Verilog, C, and C++</span></li><li style=\\"margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Experience with VCS simulation tool, Perl/Shell scripting, and Verilog RTL design</span></li><li style=\\"margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Debug test failures to determine the root cause; work with design engineers to resolve design defects and correct any test issues</span></li><li style=\\"color: #333333; background: white; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Good communication skills</span></li><li style=\\"color: #333333; background: white; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Good script skills including perl, tcl, python, etc.</span></li><li style=\\"margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Experience with ATE (Automatic Test Equipment) - ATE test pattern & test flow development, debug, test and characterization</span></li></ul><p style=\\"margin: 0in 0in 0in 0.5in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\"> </span></p><p style=\\"margin: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong>ACADEMIC CREDENTIALS: </strong></span></p><ul style=\\"margin-top: 0in; margin-bottom: 0in;\\" type=\\"disc\\"><li style=\\"margin-bottom: 8pt; line-height: 105%; margin-top: 0in; margin-right: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; line-height: 105%; font-family: arial, helvetica, sans-serif;\\">Bachelor’s or master’s degree in related discipline preferred</span></li></ul><p> </p><p><span style=\\"font-size: 12pt; line-height: 105%; font-family: arial, helvetica, sans-serif;\\">#L1-PM2 </span></p>","posted_date":"2023-11-20T12:00:00+0000","apply_url":"https://globalcampus-amd.icims.com/jobs/37147/login","internal":false,"searchable":true,"active":true,"applyable":true,"li_easy_applyable":true,"ats_code":"icims","hiring_flow_name":"iCIMS ATS Hiring Flow","meta_data":{"openingjobs":{"openingJobId":"00002d44d8fb22a3d560565b2572f96c8c77"},"icims":{"revision_int":1,"uuid":"d78846fd-00a1-43d2-a96a-25055ab71bc5","primary_posted_site_object":{"datePosted":"2023-11-20T12:00:00+0000","site":"globalcampus-amd","siteId":"4a717812-3f44-4870-a6b5-5321c00de42e"},"date_updated":"2023-11-20T12:00:26Z","config_keys":null,"jps_is_public":true},"elasticsearch":{"es_created":true},"ats_job_hash":"7d6697e2299eb580bd5b92060f08dc61","googlejobs":{"jobName":"projects/helpful-passage-853/tenants/cb22eb5b-7e00-0000-0000-007edad744d3/jobs/100632095711208134"},"import_id":"e3bb8d5f-8df8-4bfb-b3e6-93dcec838318","redirectOnApply":true,"questionservice":{"id":"29609155"},"import_source":"ImporterService","client_code":"amd"},"create_date":"2023-11-20T12:01:04+0000"},"jobFormatted":{"categories":"Engineering","location":"Bangalore, India","title":"DFT Lead (MTS)","seo_title":["Engineering","Bangalore%2C+India","DFT+Lead+(MTS)"],"description":"<strong class=\\"jdheading\\"></strong><br><br><p style=\\"margin: 0px;\\"><strong><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">WHAT YOU DO AT AMD CHANGES EVERYTHING</span></strong></p>\\r\\n<p style=\\"margin: 0px;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences – the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our mission is the AMD culture. We push the limits of innovation to solve the world’s most important challenges. We strive for execution excellence while being direct, humble, collaborative, and inclusive of diverse perspectives. </span></p>\\r\\n<p style=\\"margin: 0px;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">AMD together we advance_</span></p> <br><strong class=\\"jdheading\\"></strong><br><br><p style=\\"margin: 0in 0in 12pt; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong><span style=\\"color: #32363a;\\">MTS – DESIGN FOR TEST (DFT) ENGINEER</span></strong></span></p><p style=\\"margin: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong>THE ROLE: </strong><br />We are looking for an adaptive, self-motivated DFT engineer to join our growing team. As a key contributor, you will be part of a leading team to drive and improve AMD's abilities to deliver the highest quality, industry-leading technologies to market. The NBIO DFx team furthers and encourages continuous technical innovation to showcase successes as well as facilitate continuous career development.</span></p><p style=\\"margin: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\"> </span></p><p style=\\"margin: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong>THE PERSON: </strong><br />Will have a passion for modern, complex processor architecture, digital design, and verification in general. You are a team player who has excellent communication skills and experience collaborating with other engineers located in different sites/time zones. You have strong analytical and problem-solving skills and are willing to learn and ready to take on problems. </span></p><p style=\\"margin: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\"> </span></p><p style=\\"margin: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong>KEY RESPONSIBILITIES:</strong></span></p><ul style=\\"margin-top: 0in; margin-bottom: 0in;\\" type=\\"disc\\"><li style=\\"margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Team lead for Scan/ATPG and DFT verification engineers </span></li><li style=\\"color: #202124; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><span style=\\"background: white;\\">Work with designers to increase test coverage, debug observability & flexibility </span><span style=\\"color: windowtext;\\">and test cost reduction analysis</span></span></li><li style=\\"color: #202124; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif; background: white;\\">Verify post-PD designs meet DFT requirements</span></li><li style=\\"color: #333333; background: white; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Prepare DFT related timing constraints and work with FEINT/PD team for timing closure</span></li><li style=\\"margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Provide technical support to SoC and Post-Si teams to ensure successful bring up and enhance yield learning</span></li><li style=\\"color: #333333; background: white; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Participate in NBIO DFx team building and coach junior engineers.</span></li></ul><p> </p><p> </p><p style=\\"margin: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong>PREFERRED EXPERIENCE: </strong></span></p><ul style=\\"margin-top: 0in; margin-bottom: 0in;\\" type=\\"disc\\"><li style=\\"margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Understanding of Design for Test methodologies and DFT experience (e.g. JTAG 1149.x, IEEE 1500, IEEE 1687 iJTAG, Scan, ATPG, Memory BIST, PRBS, IO Loopback, etc.) </span></li><li style=\\"color: #333333; background: white; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Familiar with DFT flow and EDA tools, including DFT Compiler, Synopsys Tmax or Mentor Testkompress/Tessent, etc.</span></li><li style=\\"margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Experienced with Verilog, System Verilog, C, and C++</span></li><li style=\\"margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Experience with VCS simulation tool, Perl/Shell scripting, and Verilog RTL design</span></li><li style=\\"margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Debug test failures to determine the root cause; work with design engineers to resolve design defects and correct any test issues</span></li><li style=\\"color: #333333; background: white; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Good communication skills</span></li><li style=\\"color: #333333; background: white; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Good script skills including perl, tcl, python, etc.</span></li><li style=\\"margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Experience with ATE (Automatic Test Equipment) - ATE test pattern & test flow development, debug, test and characterization</span></li></ul><p style=\\"margin: 0in 0in 0in 0.5in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\"> </span></p><p style=\\"margin: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong>ACADEMIC CREDENTIALS: </strong></span></p><ul style=\\"margin-top: 0in; margin-bottom: 0in;\\" type=\\"disc\\"><li style=\\"margin-bottom: 8pt; line-height: 105%; margin-top: 0in; margin-right: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; line-height: 105%; font-family: arial, helvetica, sans-serif;\\">Bachelor’s or master’s degree in related discipline preferred</span></li></ul><p> </p><p><span style=\\"font-size: 12pt; line-height: 105%; font-family: arial, helvetica, sans-serif;\\">#L1-PM2 </span></p> <br><strong class=\\"jdheading\\"></strong><br><br><p style=\\"margin: 0px;\\"><em><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Benefits offered are described: </span></em><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><a href=\\"https://amd.jibeapply.com/benefits\\" target=\\"_blank\\" rel=\\"noopener\\">AMD benefits at a glance</a>.</span></p><p style=\\"margin: 0px;\\"> </p><p style=\\"margin: 0px;\\"><em><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.</span></em></p>","qualifications":"<p style=\\"margin: 0px;\\"><em><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Benefits offered are described: </span></em><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><a href=\\"https://amd.jibeapply.com/benefits\\" target=\\"_blank\\" rel=\\"noopener\\">AMD benefits at a glance</a>.</span></p><p style=\\"margin: 0px;\\"> </p><p style=\\"margin: 0px;\\"><em><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.</span></em></p>","responsibilities":"<p style=\\"margin: 0in 0in 12pt; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong><span style=\\"color: #32363a;\\">MTS – DESIGN FOR TEST (DFT) ENGINEER</span></strong></span></p><p style=\\"margin: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong>THE ROLE: </strong><br />We are looking for an adaptive, self-motivated DFT engineer to join our growing team. As a key contributor, you will be part of a leading team to drive and improve AMD's abilities to deliver the highest quality, industry-leading technologies to market. The NBIO DFx team furthers and encourages continuous technical innovation to showcase successes as well as facilitate continuous career development.</span></p><p style=\\"margin: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\"> </span></p><p style=\\"margin: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong>THE PERSON: </strong><br />Will have a passion for modern, complex processor architecture, digital design, and verification in general. You are a team player who has excellent communication skills and experience collaborating with other engineers located in different sites/time zones. You have strong analytical and problem-solving skills and are willing to learn and ready to take on problems. </span></p><p style=\\"margin: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\"> </span></p><p style=\\"margin: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong>KEY RESPONSIBILITIES:</strong></span></p><ul style=\\"margin-top: 0in; margin-bottom: 0in;\\" type=\\"disc\\"><li style=\\"margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Team lead for Scan/ATPG and DFT verification engineers </span></li><li style=\\"color: #202124; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><span style=\\"background: white;\\">Work with designers to increase test coverage, debug observability & flexibility </span><span style=\\"color: windowtext;\\">and test cost reduction analysis</span></span></li><li style=\\"color: #202124; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif; background: white;\\">Verify post-PD designs meet DFT requirements</span></li><li style=\\"color: #333333; background: white; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Prepare DFT related timing constraints and work with FEINT/PD team for timing closure</span></li><li style=\\"margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Provide technical support to SoC and Post-Si teams to ensure successful bring up and enhance yield learning</span></li><li style=\\"color: #333333; background: white; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Participate in NBIO DFx team building and coach junior engineers.</span></li></ul><p> </p><p> </p><p style=\\"margin: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong>PREFERRED EXPERIENCE: </strong></span></p><ul style=\\"margin-top: 0in; margin-bottom: 0in;\\" type=\\"disc\\"><li style=\\"margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Understanding of Design for Test methodologies and DFT experience (e.g. JTAG 1149.x, IEEE 1500, IEEE 1687 iJTAG, Scan, ATPG, Memory BIST, PRBS, IO Loopback, etc.) </span></li><li style=\\"color: #333333; background: white; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Familiar with DFT flow and EDA tools, including DFT Compiler, Synopsys Tmax or Mentor Testkompress/Tessent, etc.</span></li><li style=\\"margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Experienced with Verilog, System Verilog, C, and C++</span></li><li style=\\"margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Experience with VCS simulation tool, Perl/Shell scripting, and Verilog RTL design</span></li><li style=\\"margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Debug test failures to determine the root cause; work with design engineers to resolve design defects and correct any test issues</span></li><li style=\\"color: #333333; background: white; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Good communication skills</span></li><li style=\\"color: #333333; background: white; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Good script skills including perl, tcl, python, etc.</span></li><li style=\\"margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Experience with ATE (Automatic Test Equipment) - ATE test pattern & test flow development, debug, test and characterization</span></li></ul><p style=\\"margin: 0in 0in 0in 0.5in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\"> </span></p><p style=\\"margin: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong>ACADEMIC CREDENTIALS: </strong></span></p><ul style=\\"margin-top: 0in; margin-bottom: 0in;\\" type=\\"disc\\"><li style=\\"margin-bottom: 8pt; line-height: 105%; margin-top: 0in; margin-right: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; line-height: 105%; font-family: arial, helvetica, sans-serif;\\">Bachelor’s or master’s degree in related discipline preferred</span></li></ul><p> </p><p><span style=\\"font-size: 12pt; line-height: 105%; font-family: arial, helvetica, sans-serif;\\">#L1-PM2 </span></p>","clientName":"AMD | Careers Home","locations":"Bangalore, India"},"jdSettings":{"options":{"metadata":{"options":{"enabled":false,"data":[]},"categories":{"enabled":true},"locations":{"enabled":true},"req_id":{"enabled":true},"placement":"top"},"video":{"enabled":false,"placement":"above_description"},"displayFields":{"fieldOrder":["locations","categories","req_id","tags5","tags6"],"fields":[{"item":"req_id","token":"JOB_DESCRIPTION.REQ_ID","ariaLabel":"JOB_DESCRIPTION.REQ_ID_ARIA_LABEL"},{"item":"locations","token":"JOB_DESCRIPTION.LOCATION","ariaLabel":"JOB_DESCRIPTION.LOCATION_ARIA_LABEL","fieldType":"location"},{"item":"categories","token":"JOB_DESCRIPTION.CATEGORIES","ariaLabel":"JOB_DESCRIPTION.CATEGORIES_ARIA_LABEL","objectArrayKey":"name"},{"item":"tags6","token":"JOB_DESCRIPTION.TAGS6","ariaLabel":"JOB_DESCRIPTION.TAGS6_ARIA_LABEL"},{"item":"tags5","token":"JOB_DESCRIPTION.TAGS5","ariaLabel":"JOB_DESCRIPTION.TAGS5_ARIA_LABEL"}]}}},"sectionOrder":["description"],"getReferredEnabled":false,"addThisDisabled":true,"externalTrackifEnabled":false,"jibeTrackifEnabled":false,"brandName":"careers-home","globalSearchEnabled":false,"jobLangData":[],"referrals":{"enabled":false,"recruit":false},"seoMetaData":{"clientName":"AMD | Careers Home","data":{"slug":"37147","category":[" Engineering"],"full_location":"Bangalore, India","short_location":"Bangalore, India","language":"en-us","languages":["en-us"],"client_code":"amd","req_id":"37147","title":"DFT Lead (MTS)","description":"<strong class=\\"jdheading\\"></strong><br><br><p style=\\"margin: 0px;\\"><strong><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">WHAT YOU DO AT AMD CHANGES EVERYTHING</span></strong></p>\\r\\n<p style=\\"margin: 0px;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences – the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our mission is the AMD culture. We push the limits of innovation to solve the world’s most important challenges. We strive for execution excellence while being direct, humble, collaborative, and inclusive of diverse perspectives. </span></p>\\r\\n<p style=\\"margin: 0px;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">AMD together we advance_</span></p> <br><strong class=\\"jdheading\\"></strong><br><br><p style=\\"margin: 0in 0in 12pt; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong><span style=\\"color: #32363a;\\">MTS – DESIGN FOR TEST (DFT) ENGINEER</span></strong></span></p><p style=\\"margin: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong>THE ROLE: </strong><br />We are looking for an adaptive, self-motivated DFT engineer to join our growing team. As a key contributor, you will be part of a leading team to drive and improve AMD's abilities to deliver the highest quality, industry-leading technologies to market. The NBIO DFx team furthers and encourages continuous technical innovation to showcase successes as well as facilitate continuous career development.</span></p><p style=\\"margin: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\"> </span></p><p style=\\"margin: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong>THE PERSON: </strong><br />Will have a passion for modern, complex processor architecture, digital design, and verification in general. You are a team player who has excellent communication skills and experience collaborating with other engineers located in different sites/time zones. You have strong analytical and problem-solving skills and are willing to learn and ready to take on problems. </span></p><p style=\\"margin: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\"> </span></p><p style=\\"margin: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong>KEY RESPONSIBILITIES:</strong></span></p><ul style=\\"margin-top: 0in; margin-bottom: 0in;\\" type=\\"disc\\"><li style=\\"margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Team lead for Scan/ATPG and DFT verification engineers </span></li><li style=\\"color: #202124; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><span style=\\"background: white;\\">Work with designers to increase test coverage, debug observability & flexibility </span><span style=\\"color: windowtext;\\">and test cost reduction analysis</span></span></li><li style=\\"color: #202124; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif; background: white;\\">Verify post-PD designs meet DFT requirements</span></li><li style=\\"color: #333333; background: white; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Prepare DFT related timing constraints and work with FEINT/PD team for timing closure</span></li><li style=\\"margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Provide technical support to SoC and Post-Si teams to ensure successful bring up and enhance yield learning</span></li><li style=\\"color: #333333; background: white; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Participate in NBIO DFx team building and coach junior engineers.</span></li></ul><p> </p><p> </p><p style=\\"margin: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong>PREFERRED EXPERIENCE: </strong></span></p><ul style=\\"margin-top: 0in; margin-bottom: 0in;\\" type=\\"disc\\"><li style=\\"margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Understanding of Design for Test methodologies and DFT experience (e.g. JTAG 1149.x, IEEE 1500, IEEE 1687 iJTAG, Scan, ATPG, Memory BIST, PRBS, IO Loopback, etc.) </span></li><li style=\\"color: #333333; background: white; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Familiar with DFT flow and EDA tools, including DFT Compiler, Synopsys Tmax or Mentor Testkompress/Tessent, etc.</span></li><li style=\\"margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Experienced with Verilog, System Verilog, C, and C++</span></li><li style=\\"margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Experience with VCS simulation tool, Perl/Shell scripting, and Verilog RTL design</span></li><li style=\\"margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Debug test failures to determine the root cause; work with design engineers to resolve design defects and correct any test issues</span></li><li style=\\"color: #333333; background: white; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Good communication skills</span></li><li style=\\"color: #333333; background: white; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Good script skills including perl, tcl, python, etc.</span></li><li style=\\"margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Experience with ATE (Automatic Test Equipment) - ATE test pattern & test flow development, debug, test and characterization</span></li></ul><p style=\\"margin: 0in 0in 0in 0.5in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\"> </span></p><p style=\\"margin: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong>ACADEMIC CREDENTIALS: </strong></span></p><ul style=\\"margin-top: 0in; margin-bottom: 0in;\\" type=\\"disc\\"><li style=\\"margin-bottom: 8pt; line-height: 105%; margin-top: 0in; margin-right: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; line-height: 105%; font-family: arial, helvetica, sans-serif;\\">Bachelor’s or master’s degree in related discipline preferred</span></li></ul><p> </p><p><span style=\\"font-size: 12pt; line-height: 105%; font-family: arial, helvetica, sans-serif;\\">#L1-PM2 </span></p> <br><strong class=\\"jdheading\\"></strong><br><br><p style=\\"margin: 0px;\\"><em><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Benefits offered are described: </span></em><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><a href=\\"https://amd.jibeapply.com/benefits\\" target=\\"_blank\\" rel=\\"noopener\\">AMD benefits at a glance</a>.</span></p><p style=\\"margin: 0px;\\"> </p><p style=\\"margin: 0px;\\"><em><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.</span></em></p>","location_name":"IN,Bangalore","street_address":"#102-103, Export Promotion Industrial Park","city":"Bangalore","state":"Karnataka","country":"India","country_code":"IN","postal_code":"560066","location_type":"LAT_LNG","latitude":12.9716,"longitude":77.7473,"additional_locations":[],"categories":[{"name":"Engineering"}],"tags1":["No"],"tags2":["INR ₹2,772,000.00/Yr."],"tags3":["INR ₹3,960,000.00/Yr."],"tags4":["Campus Global"],"department":"","benefits":[],"employment_type":"FULL_TIME","qualifications":"<p style=\\"margin: 0px;\\"><em><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Benefits offered are described: </span></em><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><a href=\\"https://amd.jibeapply.com/benefits\\" target=\\"_blank\\" rel=\\"noopener\\">AMD benefits at a glance</a>.</span></p><p style=\\"margin: 0px;\\"> </p><p style=\\"margin: 0px;\\"><em><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.</span></em></p>","hiring_organization":"Advanced Micro Devices, Inc","hiring_organization_logo":"https://www.amd.com/content/dam/code/images/header/amd-header-logo.svg","responsibilities":"<p style=\\"margin: 0in 0in 12pt; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong><span style=\\"color: #32363a;\\">MTS – DESIGN FOR TEST (DFT) ENGINEER</span></strong></span></p><p style=\\"margin: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong>THE ROLE: </strong><br />We are looking for an adaptive, self-motivated DFT engineer to join our growing team. As a key contributor, you will be part of a leading team to drive and improve AMD's abilities to deliver the highest quality, industry-leading technologies to market. The NBIO DFx team furthers and encourages continuous technical innovation to showcase successes as well as facilitate continuous career development.</span></p><p style=\\"margin: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\"> </span></p><p style=\\"margin: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong>THE PERSON: </strong><br />Will have a passion for modern, complex processor architecture, digital design, and verification in general. You are a team player who has excellent communication skills and experience collaborating with other engineers located in different sites/time zones. You have strong analytical and problem-solving skills and are willing to learn and ready to take on problems. </span></p><p style=\\"margin: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\"> </span></p><p style=\\"margin: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong>KEY RESPONSIBILITIES:</strong></span></p><ul style=\\"margin-top: 0in; margin-bottom: 0in;\\" type=\\"disc\\"><li style=\\"margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Team lead for Scan/ATPG and DFT verification engineers </span></li><li style=\\"color: #202124; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><span style=\\"background: white;\\">Work with designers to increase test coverage, debug observability & flexibility </span><span style=\\"color: windowtext;\\">and test cost reduction analysis</span></span></li><li style=\\"color: #202124; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif; background: white;\\">Verify post-PD designs meet DFT requirements</span></li><li style=\\"color: #333333; background: white; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Prepare DFT related timing constraints and work with FEINT/PD team for timing closure</span></li><li style=\\"margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Provide technical support to SoC and Post-Si teams to ensure successful bring up and enhance yield learning</span></li><li style=\\"color: #333333; background: white; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Participate in NBIO DFx team building and coach junior engineers.</span></li></ul><p> </p><p> </p><p style=\\"margin: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong>PREFERRED EXPERIENCE: </strong></span></p><ul style=\\"margin-top: 0in; margin-bottom: 0in;\\" type=\\"disc\\"><li style=\\"margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Understanding of Design for Test methodologies and DFT experience (e.g. JTAG 1149.x, IEEE 1500, IEEE 1687 iJTAG, Scan, ATPG, Memory BIST, PRBS, IO Loopback, etc.) </span></li><li style=\\"color: #333333; background: white; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Familiar with DFT flow and EDA tools, including DFT Compiler, Synopsys Tmax or Mentor Testkompress/Tessent, etc.</span></li><li style=\\"margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Experienced with Verilog, System Verilog, C, and C++</span></li><li style=\\"margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Experience with VCS simulation tool, Perl/Shell scripting, and Verilog RTL design</span></li><li style=\\"margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Debug test failures to determine the root cause; work with design engineers to resolve design defects and correct any test issues</span></li><li style=\\"color: #333333; background: white; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Good communication skills</span></li><li style=\\"color: #333333; background: white; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Good script skills including perl, tcl, python, etc.</span></li><li style=\\"margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Experience with ATE (Automatic Test Equipment) - ATE test pattern & test flow development, debug, test and characterization</span></li></ul><p style=\\"margin: 0in 0in 0in 0.5in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\"> </span></p><p style=\\"margin: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong>ACADEMIC CREDENTIALS: </strong></span></p><ul style=\\"margin-top: 0in; margin-bottom: 0in;\\" type=\\"disc\\"><li style=\\"margin-bottom: 8pt; line-height: 105%; margin-top: 0in; margin-right: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; line-height: 105%; font-family: arial, helvetica, sans-serif;\\">Bachelor’s or master’s degree in related discipline preferred</span></li></ul><p> </p><p><span style=\\"font-size: 12pt; line-height: 105%; font-family: arial, helvetica, sans-serif;\\">#L1-PM2 </span></p>","posted_date":"2023-11-20T12:00:00+0000","apply_url":"https://globalcampus-amd.icims.com/jobs/37147/login","internal":false,"searchable":true,"active":true,"applyable":true,"li_easy_applyable":true,"ats_code":"icims","hiring_flow_name":"iCIMS ATS Hiring Flow","meta_data":{"openingjobs":{"openingJobId":"00002d44d8fb22a3d560565b2572f96c8c77"},"icims":{"revision_int":1,"uuid":"d78846fd-00a1-43d2-a96a-25055ab71bc5","primary_posted_site_object":{"datePosted":"2023-11-20T12:00:00+0000","site":"globalcampus-amd","siteId":"4a717812-3f44-4870-a6b5-5321c00de42e"},"date_updated":"2023-11-20T12:00:26Z","config_keys":null,"jps_is_public":true},"elasticsearch":{"es_created":true},"ats_job_hash":"7d6697e2299eb580bd5b92060f08dc61","googlejobs":{"jobName":"projects/helpful-passage-853/tenants/cb22eb5b-7e00-0000-0000-007edad744d3/jobs/100632095711208134"},"import_id":"e3bb8d5f-8df8-4bfb-b3e6-93dcec838318","redirectOnApply":true,"questionservice":{"id":"29609155"},"import_source":"ImporterService","client_code":"amd"},"create_date":"2023-11-20T12:01:04+0000"},"formattedData":{"categories":"Engineering","location":"Bangalore, India","title":"DFT Lead (MTS)","seo_title":["Engineering","Bangalore%2C+India","DFT+Lead+(MTS)"],"description":"<strong class=\\"jdheading\\"></strong><br><br><p style=\\"margin: 0px;\\"><strong><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">WHAT YOU DO AT AMD CHANGES EVERYTHING</span></strong></p>\\r\\n<p style=\\"margin: 0px;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences – the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our mission is the AMD culture. We push the limits of innovation to solve the world’s most important challenges. We strive for execution excellence while being direct, humble, collaborative, and inclusive of diverse perspectives. </span></p>\\r\\n<p style=\\"margin: 0px;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">AMD together we advance_</span></p> <br><strong class=\\"jdheading\\"></strong><br><br><p style=\\"margin: 0in 0in 12pt; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong><span style=\\"color: #32363a;\\">MTS – DESIGN FOR TEST (DFT) ENGINEER</span></strong></span></p><p style=\\"margin: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong>THE ROLE: </strong><br />We are looking for an adaptive, self-motivated DFT engineer to join our growing team. As a key contributor, you will be part of a leading team to drive and improve AMD's abilities to deliver the highest quality, industry-leading technologies to market. The NBIO DFx team furthers and encourages continuous technical innovation to showcase successes as well as facilitate continuous career development.</span></p><p style=\\"margin: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\"> </span></p><p style=\\"margin: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong>THE PERSON: </strong><br />Will have a passion for modern, complex processor architecture, digital design, and verification in general. You are a team player who has excellent communication skills and experience collaborating with other engineers located in different sites/time zones. You have strong analytical and problem-solving skills and are willing to learn and ready to take on problems. </span></p><p style=\\"margin: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\"> </span></p><p style=\\"margin: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong>KEY RESPONSIBILITIES:</strong></span></p><ul style=\\"margin-top: 0in; margin-bottom: 0in;\\" type=\\"disc\\"><li style=\\"margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Team lead for Scan/ATPG and DFT verification engineers </span></li><li style=\\"color: #202124; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><span style=\\"background: white;\\">Work with designers to increase test coverage, debug observability & flexibility </span><span style=\\"color: windowtext;\\">and test cost reduction analysis</span></span></li><li style=\\"color: #202124; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif; background: white;\\">Verify post-PD designs meet DFT requirements</span></li><li style=\\"color: #333333; background: white; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Prepare DFT related timing constraints and work with FEINT/PD team for timing closure</span></li><li style=\\"margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Provide technical support to SoC and Post-Si teams to ensure successful bring up and enhance yield learning</span></li><li style=\\"color: #333333; background: white; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Participate in NBIO DFx team building and coach junior engineers.</span></li></ul><p> </p><p> </p><p style=\\"margin: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong>PREFERRED EXPERIENCE: </strong></span></p><ul style=\\"margin-top: 0in; margin-bottom: 0in;\\" type=\\"disc\\"><li style=\\"margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Understanding of Design for Test methodologies and DFT experience (e.g. JTAG 1149.x, IEEE 1500, IEEE 1687 iJTAG, Scan, ATPG, Memory BIST, PRBS, IO Loopback, etc.) </span></li><li style=\\"color: #333333; background: white; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Familiar with DFT flow and EDA tools, including DFT Compiler, Synopsys Tmax or Mentor Testkompress/Tessent, etc.</span></li><li style=\\"margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Experienced with Verilog, System Verilog, C, and C++</span></li><li style=\\"margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Experience with VCS simulation tool, Perl/Shell scripting, and Verilog RTL design</span></li><li style=\\"margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Debug test failures to determine the root cause; work with design engineers to resolve design defects and correct any test issues</span></li><li style=\\"color: #333333; background: white; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Good communication skills</span></li><li style=\\"color: #333333; background: white; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Good script skills including perl, tcl, python, etc.</span></li><li style=\\"margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Experience with ATE (Automatic Test Equipment) - ATE test pattern & test flow development, debug, test and characterization</span></li></ul><p style=\\"margin: 0in 0in 0in 0.5in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\"> </span></p><p style=\\"margin: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong>ACADEMIC CREDENTIALS: </strong></span></p><ul style=\\"margin-top: 0in; margin-bottom: 0in;\\" type=\\"disc\\"><li style=\\"margin-bottom: 8pt; line-height: 105%; margin-top: 0in; margin-right: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; line-height: 105%; font-family: arial, helvetica, sans-serif;\\">Bachelor’s or master’s degree in related discipline preferred</span></li></ul><p> </p><p><span style=\\"font-size: 12pt; line-height: 105%; font-family: arial, helvetica, sans-serif;\\">#L1-PM2 </span></p> <br><strong class=\\"jdheading\\"></strong><br><br><p style=\\"margin: 0px;\\"><em><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Benefits offered are described: </span></em><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><a href=\\"https://amd.jibeapply.com/benefits\\" target=\\"_blank\\" rel=\\"noopener\\">AMD benefits at a glance</a>.</span></p><p style=\\"margin: 0px;\\"> </p><p style=\\"margin: 0px;\\"><em><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.</span></em></p>","qualifications":"<p style=\\"margin: 0px;\\"><em><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">Benefits offered are described: </span></em><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><a href=\\"https://amd.jibeapply.com/benefits\\" target=\\"_blank\\" rel=\\"noopener\\">AMD benefits at a glance</a>.</span></p><p style=\\"margin: 0px;\\"> </p><p style=\\"margin: 0px;\\"><em><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\">AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.</span></em></p>","responsibilities":"<p style=\\"margin: 0in 0in 12pt; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong><span style=\\"color: #32363a;\\">MTS – DESIGN FOR TEST (DFT) ENGINEER</span></strong></span></p><p style=\\"margin: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong>THE ROLE: </strong><br />We are looking for an adaptive, self-motivated DFT engineer to join our growing team. As a key contributor, you will be part of a leading team to drive and improve AMD's abilities to deliver the highest quality, industry-leading technologies to market. The NBIO DFx team furthers and encourages continuous technical innovation to showcase successes as well as facilitate continuous career development.</span></p><p style=\\"margin: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\"> </span></p><p style=\\"margin: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong>THE PERSON: </strong><br />Will have a passion for modern, complex processor architecture, digital design, and verification in general. You are a team player who has excellent communication skills and experience collaborating with other engineers located in different sites/time zones. You have strong analytical and problem-solving skills and are willing to learn and ready to take on problems. </span></p><p style=\\"margin: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\"> </span></p><p style=\\"margin: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong>KEY RESPONSIBILITIES:</strong></span></p><ul style=\\"margin-top: 0in; margin-bottom: 0in;\\" type=\\"disc\\"><li style=\\"margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Team lead for Scan/ATPG and DFT verification engineers </span></li><li style=\\"color: #202124; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><span style=\\"background: white;\\">Work with designers to increase test coverage, debug observability & flexibility </span><span style=\\"color: windowtext;\\">and test cost reduction analysis</span></span></li><li style=\\"color: #202124; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif; background: white;\\">Verify post-PD designs meet DFT requirements</span></li><li style=\\"color: #333333; background: white; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Prepare DFT related timing constraints and work with FEINT/PD team for timing closure</span></li><li style=\\"margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Provide technical support to SoC and Post-Si teams to ensure successful bring up and enhance yield learning</span></li><li style=\\"color: #333333; background: white; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Participate in NBIO DFx team building and coach junior engineers.</span></li></ul><p> </p><p> </p><p style=\\"margin: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong>PREFERRED EXPERIENCE: </strong></span></p><ul style=\\"margin-top: 0in; margin-bottom: 0in;\\" type=\\"disc\\"><li style=\\"margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Understanding of Design for Test methodologies and DFT experience (e.g. JTAG 1149.x, IEEE 1500, IEEE 1687 iJTAG, Scan, ATPG, Memory BIST, PRBS, IO Loopback, etc.) </span></li><li style=\\"color: #333333; background: white; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Familiar with DFT flow and EDA tools, including DFT Compiler, Synopsys Tmax or Mentor Testkompress/Tessent, etc.</span></li><li style=\\"margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Experienced with Verilog, System Verilog, C, and C++</span></li><li style=\\"margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Experience with VCS simulation tool, Perl/Shell scripting, and Verilog RTL design</span></li><li style=\\"margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Debug test failures to determine the root cause; work with design engineers to resolve design defects and correct any test issues</span></li><li style=\\"color: #333333; background: white; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Good communication skills</span></li><li style=\\"color: #333333; background: white; margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Good script skills including perl, tcl, python, etc.</span></li><li style=\\"margin-top: 0in; margin-right: 0in; margin-bottom: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\">Experience with ATE (Automatic Test Equipment) - ATE test pattern & test flow development, debug, test and characterization</span></li></ul><p style=\\"margin: 0in 0in 0in 0.5in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; font-family: arial, helvetica, sans-serif;\\"> </span></p><p style=\\"margin: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-family: arial, helvetica, sans-serif; font-size: 12pt;\\"><strong>ACADEMIC CREDENTIALS: </strong></span></p><ul style=\\"margin-top: 0in; margin-bottom: 0in;\\" type=\\"disc\\"><li style=\\"margin-bottom: 8pt; line-height: 105%; margin-top: 0in; margin-right: 0in; font-size: 11pt; font-family: Calibri, sans-serif;\\"><span style=\\"font-size: 12pt; line-height: 105%; font-family: arial, helvetica, sans-serif;\\">Bachelor’s or master’s degree in related discipline preferred</span></li></ul><p> </p><p><span style=\\"font-size: 12pt; line-height: 105%; font-family: arial, helvetica, sans-serif;\\">#L1-PM2 </span></p>","clientName":"AMD | Careers Home","locations":"Bangalore, India"}},"isNoIndex":false,"preloginConfiguration":null,"contextSettings":{"contextDefinitions":[{"name":"careers-home","displayName":"AMD | Careers Home","metadata":{"title":"Career Opportunities | AMD Careers","description":"AMD offers the opportunity to learn and build careers. Search for Opportunities to Apply Now."}},{"name":"benefits","displayName":"AMD | Benefits","metadata":{"title":"Employee Benefits and Perks | AMD Careers","description":"By offering market competitive, inclusive benefits & perks that AMDers value most, AMD enables an environment where we can all do our best work. Learn More."}},{"name":"students","displayName":"AMD | Students","metadata":{"title":"Student Jobs | Internship & Co-op opportunities | AMD Careers","description":"AMD offers the opportunity to learn and build careers for students. Search for Internships & Co-op Opportunities to Apply Now."}},{"name":"events","displayName":"AMD","metadata":{"title":"Student Jobs | Internship & Co-op opportunities | AMD Careers","description":"AMD offers the opportunity to learn and build careers for students. Search for Internships & Co-op Opportunities to Apply Now."}},{"redirectToForm":false,"successCTAButtonEnabled":false,"name":"talent-network","displayName":"AMD Talent Community","urlPath":"/talent-network","overrides":{"talentcommunity.integration.v2":{"enabled":true,"questionSet":{"en-US":2139042}}},"createdAt":"2022-08-31T10:28:28+0000","creatorId":138758503,"creatorName":"rick.sheffield@amd.com","updatedAt":"2022-11-02T09:58:53+0000"},{"redirectToForm":false,"successCTAButtonEnabled":false,"name":"student-talent-network","displayName":"AMD Student Talent Community","metadata":{"title":"Student Talent Community | AMD Careers","description":"Join our AMD Student Talent Community. Create a profile with your information in our system so that our recruiters can match you with new opportunities."},"urlPath":"/student-talent-network","overrides":{"talentcommunity.integration.v2":{"enabled":true,"questionSet":{"en-US":2155368}}},"createdAt":"2022-11-02T09:57:12+0000","creatorId":138758432,"creatorName":"Doreen.Dockweiler@amd.com","updatedAt":"2022-11-08T16:30:28+0000"},{"displayName":"University Programs - Dublin ","displayFormDetails":false,"overrides":{"talentcommunity.integration.v2":{"enabled":true,"questionSet":{"en-US":2155368}}},"eventDetailsConfig":{"showDateTime":false,"showDirections":false,"showVenueName":false,"showVenueAddress":false,"showEventCategory":false,"showDescription":false},"creatorId":141724339,"creatorName":"romigiddi3768","createdAt":"2023-06-08T10:26:27+0000","updatedAt":"2023-06-08T10:26:27+0000","name":"event-3714","urlPath":"/event-3714","isEvent":"true"}],"defaultContext":"careers-home","currentContext":"careers-home","redirectWithSources":true,"currentClient":"amd"},"similarJobsEnabled":false,"login":{},"inhouseAlertsEnabled":true}; </script>\n<script> window.jobDescriptionTemplates = {\n sectionTop: "<!-- FOR BRANDING ELEMENTS TO BE PLACED ABOVE JOB DESCRIPTION BODY -->",\n sectionBottom: "<!-- FOR BRANDING ELEMENTS TO BE PLACED BELOW JOB DESCRIPTION BODY -->",\n additionalButton: "<!-- additional button on JD page -->",\n getReferred: "<a href=\\"undefined\\" class=\\"get-referred cta-button\\">\\n <span class=\\"fa fa-users\\" aria-hidden=\\"true\\"></span>\\n Get Referred\\n</a>",\n rightRailMedia: "",\n};\n</script>\n\n <script src="https://app.jibecdn.com/prod/descriptions/1.1.45/polyfills-es5.js" nomodule=""></script>\n <script src="https://app.jibecdn.com/prod/descriptions/1.1.45/polyfills.js"></script>\n <script src="https://app.jibecdn.com/prod/descriptions/1.1.45/scripts.js"></script>\n <script src="https://app.jibecdn.com/prod/descriptions/1.1.45/main.js"></script>\n\n\n\n <script src="https://app.jibecdn.com/prod/social-share/0.0.34/runtime.js"></script>\n <script src="https://app.jibecdn.com/prod/social-share/0.0.34/polyfills.js"></script>\n <script src="https://app.jibecdn.com/prod/social-share/0.0.34/polyfills-es5.js" nomodule=""></script>\n <script src="https://app.jibecdn.com/prod/social-share/0.0.34/vendor.js"></script>\n <script src="https://app.jibecdn.com/prod/social-share/0.0.34/main.js"></script>\n\n\n\n\n\n\n<script>window['_jobchat_host']='https://app.textrecruit.com';window['_jobchat_cloud_environment']='aws-prd';window['_jobchat_account']='62ec562519ce1e45f49eafe3';window['_jobchat_namespace']='JC';(function(w,d,namespace,s,u){varo=d.createElement(s);o.async=1;o.src=_jobchat_host+'/js/jobchat.js';vary=d.getElementsByTagName(s)[0];y.parentNode.insertBefore(o,y);})(window,document,window['_jc_namespace'],'script','user');</script>\n\n<script data-cookieconsent="statistics">\n
\n
/**
\n
\n
@description: send an arbitrary payload to the server-side for later consumption.
\n
@param {Object} payload - a json payload that contains arbitrary data
\n
@param {String} payload.event_name - the unique name to associate with the event
\n
@param {String} payload.slug - the job id to associate with the event
\n
@param {String} payload.language - the locale to associate with the event\n */\n function sendEvent(payload) {\n// validation check\nif (!(payload || payload.event_name)) {\n console.error('insufficient data for meaningful response.');\n return;\n}
\n
\n
else {\n\n // send ajax request to backend for consumption\n $.ajax({\n method: 'POST',\n url: '/api/impression',\n data: payload,\n success: function (res) {\n // console.log('successful ajax call with response: ', res);\n }\n });\n}\n
AMD does not require or seek to collect a fee or payment from candidates in the application or interview process. We do not conduct interviews by text messaging. Nor does AMD require copies of IDs, passports, or other identification as a part of the interview process. If you have experienced these requests, this is a scam, and you may wish to consider making a report to ReportFraud.ftc.gov or IC3.gov. We encourage job seekers interested in AMD roles to apply on the amd.com Careers page.
For AMD employees looking to refer someone or search for new opportunities, please use the Internal Career Site.
We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences – the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our mission is the AMD culture. We push the limits of innovation to solve the world’s most important challenges. We strive for execution excellence while being direct, humble, collaborative, and inclusive of diverse perspectives.
AMD together we advance_
MTS – DESIGN FOR TEST (DFT) ENGINEER
THE ROLE: We are looking for an adaptive, self-motivated DFT engineer to join our growing team. As a key contributor, you will be part of a leading team to drive and improve AMD's abilities to deliver the highest quality, industry-leading technologies to market. The NBIO DFx team furthers and encourages continuous technical innovation to showcase successes as well as facilitate continuous career development.
THE PERSON: Will have a passion for modern, complex processor architecture, digital design, and verification in general. You are a team player who has excellent communication skills and experience collaborating with other engineers located in different sites/time zones. You have strong analytical and problem-solving skills and are willing to learn and ready to take on problems.
KEY RESPONSIBILITIES:
Team lead for Scan/ATPG and DFT verification engineers
Work with designers to increase test coverage, debug observability & flexibility and test cost reduction analysis
Verify post-PD designs meet DFT requirements
Prepare DFT related timing constraints and work with FEINT/PD team for timing closure
Provide technical support to SoC and Post-Si teams to ensure successful bring up and enhance yield learning
Participate in NBIO DFx team building and coach junior engineers.
PREFERRED EXPERIENCE:
Understanding of Design for Test methodologies and DFT experience (e.g. JTAG 1149.x, IEEE 1500, IEEE 1687 iJTAG, Scan, ATPG, Memory BIST, PRBS, IO Loopback, etc.)
Familiar with DFT flow and EDA tools, including DFT Compiler, Synopsys Tmax or Mentor Testkompress/Tessent, etc.
Experienced with Verilog, System Verilog, C, and C++
Experience with VCS simulation tool, Perl/Shell scripting, and Verilog RTL design
Debug test failures to determine the root cause; work with design engineers to resolve design defects and correct any test issues
Good communication skills
Good script skills including perl, tcl, python, etc.
Experience with ATE (Automatic Test Equipment) - ATE test pattern & test flow development, debug, test and characterization
ACADEMIC CREDENTIALS:
Bachelor’s or master’s degree in related discipline preferred
AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.